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ABSTRACT

The fast performance improvement of com puter systems in the last decade comes with the
consistent increase on power consumption. In recent years, power dissipation is becoming
a design constraint even for high-performance systems. Higher power dissipation means
higher packaging and cooling cost, and lower reliability. This Ph.D. dissertation will inves
tigate several memory-related design and optimization issues of general-purpose computer
microarchitectures, aiming at reducing the power consumption without sacrificing the per
formance. The memory system consumes a large percentage of the system ’s power. In
addition, its behavior affects the processor power consumption significantly. In this disser
tation, we propose two schemes to address the power-aware architecture issues related to
memory:
• We develop and evaluate low-power techniques for high-associativity caches. By dy
namically applying different access modes for cache hits and misses, our proposed
cache structure can achieve nearly lowest power consumption with minimal perfor
mance penalty.
• We propose and evaluate look-ahead architectural adaptation techniques to reduce
power consumption in processor pipelines based on the memory access information.
The scheme can significantly reduce the power consumption of memory-intensive ap
plications. Combined with other adaptation techniques, our schemes can effectively
reduce the power consumption for both compute- and memory-intensive applications.
The significance, potential impacts, and contributions of this dissertation are:
1. Academia and industry R&D has solely targeted the objective of high performance in
both hardware and software designs since the beginning stage of building computer
systems. However, the pursuit of high performance without considering energy con
sum ption will inevitably lead to increased power dissipation and thus will eventually
limit the development and progress of increasingly demanded mobile, portable, and
high-performance computing systems.
2. Since our proposed m ethod adaptively combines the merits of existing low-power cache
designs, it approaches the optimum in term s of both retaining performance and saving
energy. This low power solution for highly associative caches can be easily deployed
with a low cost.
3. Using “a cache miss” , a common program execution event, as a triggering signal to
slow down the processor issue rate, our scheme can effectively reduce processor power
consumption. This design can be easily and practically deployed in many processor
architectures with a low cost.

xiii
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C hapter 1

Introduction
Com puter system designs have been totally driven by the dedicated pursuit of high per
formance for several decades. As a consequence, we have seen a technique trend th a t well
matches the Moore’s law: both the clock rate of a processor and the number of transistors
inside a chip double for every eighteen months over the last decades. However, this fast
improvement on system performance does not come with no cost. As the performance im
proves exponentially, the chip power consumption also increases significantly. For instance,
the power dissipation of the Alpha processors increases from 30 W atts on an early product
21064, to 50 W atts on 21164, then to 90 W atts on 21264. It is estim ated th a t this value
will reach 125-150 W atts on the future product 21464 [78]. In recent years, the high power
consumption has put a lot of pressure on computer system designs. For example, in order
to keep the processor running correctly under this high power consumption (which leads to
high tem perature), some special cooling and package techniques must be applied.
This dissertation will investigate several memory-related design and optimization issues
of general-purpose computer architectures. For general-purpose systems, high performance
is still the m ajor concern. Thus, low-power designs for those systems should reduce power
consumption w ithout (or only with a slight) performance loss.
2
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1.1

3

I m p o r ta n c e o f L o w -p o w er A r c h ite c tu r e D e sig n s

Traditionally, power consumption is a m ajor concern for portable system designers. On
one hand, users’ demand on com putation power is ever increasing. Today, many portable
systems have processing power comparable to desktops or even servers produced ju st a few
years ago. On the other hand, the operation of those systems is limited by the battery
lifetime. Users’ requirement on light weight and long operation time never ends. Although
the advancement on b attery technology does increase the battery lifetime, the improvement
is only linear, far behind the exponential power increase. Thus, reducing power consumption
can directly improve the usability of those systems.
In recent years, power consumption is becoming a critical design constraint even for
high-end com puter systems. Higher power dissipation means higher packaging and cooling
cost, and also means lower reliability. For instance, it is estim ated th a t once the processor
dissipates more than 40 W atts, every W att increase on power consumption costs about
$1 [64] in cooling and package. W ith the fast increase on power consumption, the air-cooled
techniques will reach their limits soon. The urge for some other fancy cooling techniques
such as water-cooled techniques seems not feasible due to their cost, noise, and weight. The
increasing power consumption of com puter systems may also cause environment problems.
US EPA estim ates th a t 10% of current electricity usage in US is directly due to desktop
computers. In addition, this percentage may increase in the future as ubiquitous computing
becomes more and more popular.
Power issues have been attacked at almost all design levels ranging from physical to
application. Traditionally, low-power circuit and logic techniques, such as reducing the
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CHAPTER 1. INTRODUCTION

4

supply voltage value and logic optimization, are the m ajor research focuses in this field.
These techniques have been effectively reducing the power dissipation of a single transistor
or a single device. However, as the number of transistors inside a chip and the clock rate
increase exponentially, low-power CMOS and logic designs alone can no longer solve all the
power problems. Com puter system designs must be p o w er-aw are. This requires work to
be done in architecture, operating systems, and compiler [41, 52], Architectural approaches
has been and will be playing an im portant role here. For example, the projected power
consumption of Pentium III 800 MHz processor scaled from Pentium Pro technique would
reach 90 W atts. After careful designs and optimizations at architectural level, the product’s
power consumption is only 22 W atts [21].

1.2

O ur W ork

As the speed gap between processor and memory continues to widen, the design of mem
ory system becomes increasingly im portant to the performance of many applications. To
achieve high performance, large, highly associative, and multi-level caches are commonly
deployed in today’s com puter systems. To tolerate long memory access latency, modern
processors widely exploit complicated issue logic. As a consequence, the memory system
contributes a large am ount of the system ’s power consumption. In addition, the behavior
of memory system also affects the power consumption of other components significantly.
This Ph.D. dissertation will investigate several memory-related design and optimization is
sues of general-purpose com puter architectures, aiming at reducing the power-consumption
without sacrificing the execution performance.
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We focus on designs and optimizations of processor pipeline and caches, which are not
only the critical paths to host program executions, but are also major power consumers in a
computer system. For example, it is estim ated th a t the m otherboard consumes more th an
50% of the notebook power [41, 52]. Even for high-end computer systems, the processor is
the single most power-hungry component and contributes about 25% of to tal system power
consumption [70].
As stated above, processor is a particularly im portant target for power-aware designs
due to its high power dissipation within a small die size (e.g. Alpha 21264 consumes 90
W atts within 314 m m 2 area). High-performance processors normally consist on-chip caches
to reduce the memory stall time. On-chip caches occupy about 40% of the chip area and
belong to the m ajor power consumers in microprocessors. For instance, on-chip caches
in Alpha 21264 processors consume 15% of the to tal power [32], It is estim ated th a t this
portion will further increase to 26% in a future product, the Alpha 21464 processors [78]. For
some low-power processors with simple execution logics, this percentage may be even larger.
As an example, in a low power embedded processor SA-110, caches consume 43% of its total
power [54]. Thus, it is very im portant to reduce the on-chip cache power consumption.
Our first work targets reducing power consumption of set-associative caches.

Set-

associative caches are widely used for their ability to reduce cache conflict misses. However,
the conventional im plem entation of set-associative caches is not energy-efficient because
multiple blocks in a set are accessed for each cache reference but at most one block will
contain the required data. We notice th a t none of existing techniques are optimized for
both cache hits and misses in term s of performance and power consumption. Since cache
hit rates are highly application-dependent, those techniques only perform well for a certain
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type of applications. To address this limit, we propose an access mode prediction (AMP)
cache th a t dynamically applies different access modes based on the cache hit/m iss predic
tion. Our experimental results indicate th a t the AMP cache can achieve the lowest energy
consumption across a wide range of applications with optimal performance.
To boost performance, modern processors can issue multiple instructions in each cycle
and execute instructions in the order different from th a t in the program. To support those
features, the issue logic and execution units are very complicated and contribute a large
percentage of processor power consumption. For example, the issue logic and execution
units consume about 40% of the to tal processor power in Alpha 21264 [78]. Thus, dynamic
adjusting the processor issue rate can significantly reduce the processor power consump
tion [6].
Our second work focuses on reducing the processor power consumption based on the
memory access information. W hen a cache load miss falls to the main memory, it is almost
certain th a t the processor will stall for this memory access thus the full processor issue rate
is not necessary to m aintain the performance. We propose a load indicator scheme th a t
adjusts the processor issue rate according to the existence of main memory accesses. Our
experiments show th a t this simple scheme is very effective in reducing the power consump
tion for memory-intensive applications. This scheme can be further combined with other
indicators based on the average number of instructions issued in each cycle or the number of
unoccupied registers to reduce power consumption for both compute- and memory-intensive
applications.
The significance, potential impacts, and contributions of this dissertation are:
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1. Academia and industry R&D has solely targeted the objective of high performance
in both hardware and software designs since the beginning stage of building com
puter systems. However, the pursuit of high performance w ithout considering energy
consumption will inevitably lead to increased power dissipation and thus will eventu
ally limit the development and progress of increasingly demanded mobile, portable,
and high-performance systems. This dissertation will address this im portant issue by
focusing on power considerations for memory-related microarchitecture designs.

2. Since our proposed m ethod adaptively combines the merits of existing low power
caches, it approaches the optimum in term s of both retaining performance and saving
energy. This low power solution for highly associative caches is easy to be deployed
with a low cost.

3. Using “a cache miss” , a common program execution event, as a triggering signal to
slow down the processor issue rate, our schemes are able to accurately and effec
tively save unnecessary processor power consumption. This design can be easily and
practically deployed in many standard and special processors with a low cost.

The dissertation is organized as follows. In the next chapter, we will present some
technical background about low power designs. Then, we will introduce the evaluation
environment in C hapter 3. In C hapter 4, we will discuss the low power cache designs based
on dynamic power mode switching. In C hapter 5, we will present our work in reducing
pipeline power consumption using memory access information. Finally, we will summarize
our work and discuss future work in C hapter 6.
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C hapter 2

Background
In this chapter, we will briefly discuss the sources of power consumption and introduce some
existing work in reducing the power consumption.

2.1

S o u rces o f P o w er C o n su m p tio n

In CMOS circuitry, power are consumed by two different types of activities. Dynamic power
dissipation is caused by the capacitance charging and discharging as signals transit from 0
to 1 and from 1 to 0. The dynamic power dissipation can be expressed as in [52]:

Powerdynamic — — ■C ■V ■A ■/ ,

(2-1)

where C is the capacitance of switching nodes, V is the supply voltage, A is the activity
factor, and / is the clock frequency.
The capacitance C is a function of wire length and transistor size, which are determined
by the underlying circuit technology. The value of C is also roughly proportional to the
number of transistors in the circuit. The activity factor A is the average transition proba
bility, which is determined by the circuit implementation and the program behavior. The
value of A is between 0 and 1.

8
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Another type of power dissipation is static power consumption.

Different from the

dynamic power dissipation th a t only arises due to signal transitions, the static power is
consumed in absence of any switching activity. It is caused by leakage current flowing
through every transistor th a t is powered on. The static power consumption can be modeled
at the architectural level as in [15]:

PoweT s t a t i c = N ■V • k d e s i g n

'

Ile a k i

(2.2)

where N is the number of transistors, V is the supply voltage, kdesign is an empirically deter
mined param eter representing the characteristics of a transistor, and 7/eafc is a technologyrelated param eter describing the leakage current per transistor.
Currently, the dynamic power dissipation dominates the total chip power consumption.
It accounts for more than 95% of the to tal power dissipation. The static dissipation only ac
counts for 2-5% of the total chip power [43]. Thus, like most existing low-power techniques,
our work focuses on reducing the dynamic power consumed by the computer systems. As
transistors become smaller and faster, the percentage of static power dissipation will increase
in the future [15]. There is an increasing number of research projects targeting reducing
the static power consumption. O ther sources of power consumption also only account for
a very small percentage of the total chip power, such as the short-circuit power dissipation
due to the finite-slope input signals.

2.2

L o w -p o w er T ech n iq u es

As stated in C hapter 1, the increasing power consumption has become a severe design
constraint as the computer systems become faster and more complicated. Researchers have
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proposed low-power techniques at almost all design levels, ranging from physical level to
software level, to address this issue [41, 92],

2.2.1

Pow er-saving Techniques at P h ysical, C ircuit and Logic Levels

Equations (2.1) and (2.2) show th a t the basic principle of low-power design is to reduce the
supply voltage, reduce the capacitance, reduce the switching frequency, reduce the short
circuit currents, and reduce the leakage currents. These goals can only be achieved by the
technology advancements at physical and circuit levels. O ther techniques, such as transistor
pin ordering, delay paths balancing, and network restructuring, can produce low-energy gate
and functional unit designs. Those logic optimizations can also effectively reduce the circuit
power consumption.
Traditionally, the m ajor research focus in low-power design area is on techniques at
these design levels. Researchers have proposed many techniques to effectively keep the chip
power consumption at a reasonably low level. However, the fast increase on both speed
and complexity of com puter systems has pushed the power dissipation to a point th a t the
low-power techniques at physical, circuit, and logic levels alone can no longer solve all the
problems.
In general, the supply voltage V decreases by 30% for each process generation, and the
wire width also reduces by about 30% (which decreasing the capacitance of each transis
tor) [15]. Both reductions can help keeping the power consumption down. On th e other
hand, the number of transistors inside the chip doubles for each process generation. In
the meantime, the clock frequency of processor also doubles for every 18 months. These
two factors will push the chip power consumption up. As a simple estimation, we can see
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th a t the chip capacitance C will increase to 0.7 x 2 x C in the next process generation, the
supply voltage V will decrease to 0.7V, and the clock rate / will double to 2 /. According
to Equation (2.1), the chip dynamic power dissipation will increase by about 40% for each
process generation, even after the low-power circuit level techniques have been applied.
Thus, the dram atic increases on both complexity and clock frequency of computer systems
have already made it necessary to consider power issues at high design levels.

2.2.2

Pow er-saving Techniques at A rchitectural Level

In most cases, reducing power consumption and improving performance have conflicting
interests. For instance, from Equation (2.1), we can see th a t slowing down the clock is a
straightforward solution for reducing power dissipation. However, the execution tim e of a
program is inversely proportional to the clock rate / . Thus, it is crucial to make trade-offs
between performance and power consumption for power-aware designs.
As a natural bridge between software and circuits, the architectural design can effectively
utilize the low-level power-saving techniques according to the program ’s execution behavior
and achieve a good balance between performance and power consumption. Since the m ajor
target for high-end com puter systems is still high performance, the power-aware designs
for those systems should reduce the power consumption without (or only with a slight)
performance loss.
Normally, the design of a general-purpose com puter system is optimized to achieve the
best average performance for a wide range of representative applications. As a consequence,
it is common th a t part of hardware resources are underutilized for a specific application.
Disabling those underutilized resources will not affect the system performance while the
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power consumed by those resources can be saved.
A lot of work has been done at the architectural level to reduce the power consumption of
the whole com puter system, including the processor, cache, memory, and bus. For example,
pipeline gating [51] reduces the energy consumption of processors with branch prediction
mechanisms by determining when the prediction is likely to be incorrect and preventing
wrong-path instructions from entering the pipelines. T he filter cache [47] adds a very small
buffer between the CPU and LI cache to filter references to the LI cache. A hit on the
buffer will consume less energy th an an access to the LI cache due to the smaller size of
the buffer. Signal encoding with Gray code [67] or invert coding [42] can reduce the energy
consumption on the bus by reducing the bit switching frequency. Compression is another
type of effective approaches to reducing the energy consumption of processor core, cache,
and bus. The compression can be based on significant bytes, zero, or other frequently used
values [20, 75, 80].
Researchers have also proposed many architectural schemes to reduce the static power
consumption. For instance, the cache decay technique can reduce the cache leakage power
by predicting those blocks which will not be used anymore and placing those blocks in a
low leakage standby mode [43].
We will discuss architectural low-power techniques related to our work in more details
in subsequent chapters.

2.2.3

Pow er-saving Techniques at Software Level

The techniques for energy reduction at software level can be applied at three different layers:
algorithm /application, compiler, and operating systems.
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In this

aspect, reducing energy consumption is identical to reducing com putation complexity [92].
As a simple example, if a 30% reduction of the number of instructions to be executed results
in reducing the program ’s execution tim e by 30%, this can be directly converted to 30% of
energy saving if the power consumption of each instruction is a constant.
Some performance-oriented compilation techniques are also beneficial to energy con
sumption. For example, loop transform ations and d ata transform ations can improve the
program locality thus reduce the memory stall time. These techniques can also reduce the
energy consumption because they can reduce the number of memory references which are
more energy hungry than cache accesses. However, some performance-oriented optimization
is not the best from energy consumption point of view. For example, compared with the
performance-oriented instruction re-ordering, the energy-oriented one can reduce the energy
consumption by 10-15% [41]. So it is necessary to perform optimizations based on different
targets.
As the traditional resource manager, operating systems also play an im portant role in
energy saving. Currently, many hardware devices provide multiple power modes where those
modes with lower power dissipation have longer response time. O perating systems can take
advantage of this feature for power management. Dynamic power management achieves
energy-efficient com putation by selectively turning off system components when they are
idle or partially unexploited [9]. For example, spinning down the disk when its inactive
time passes a threshold is a commonly used policy for energy reduction. ACPI (Advanced
Configuration and Power Interface) is an open industry specification th a t defines the manner
in which the OS, m otherboard hardware, and peripheral devices talk to each other regarding
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power usage [40].
Although software level techniques are effective in reducing power dissipation, their ef
fects only restrict to a specific application (algorithm or compiler techniques) or a specific
execution environment (OS power management). To deliver a product (processor or com
puter system) with targeted power consumption, it must still rely on power-aware designs
and optimizations at architectural level.
In this dissertation, we will present two memory-related architectural designs to reduce
the system power consumption.
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E valuation Environm ent

3.1
3.1.1

E v a lu a tio n M e tr ics
Perform ance M etrics

A direct indicator of system performance is the execution time or delay of a group of
representative programs on the target com puter system. For the purpose of com puter ar
chitecture research, two related metrics, C P I (cycles per instruction) and its reciprocal
I P C (instructions per cycle), provide more insightful informations about the system per
formance. The execution time or delay (D ) of a program can be expressed as:

I ■C P I ■(1 //),

D=

"■ D =

!

n

h

(3.1)

'

( 32)

where I is the number of instructions executed, and / is the clock rate. D is measured in
unit of Second.
The value of C P I is determined
such

by two factors. The firstoneisthe program ’sbehavior,

as the inherent instruction-level parallelism (ILP) and the

program locality.

The

C P I also depends on the underlying architecture, for example, the instruction set, the
15
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processor issue rate, and the cache size. Analyzing the change and breakdown of the C P I
or I P C values can provide many insightful informations on architectural designs, such as
the performance bottleneck and the effectiveness of a new scheme.

3.1.2

Pow er and E nergy M etrics

Power consumption of a system is the rate at which energy is drawn over time.

It is

measured in unit of Watt. The power consumption directly determines the system operation
tem perature. Thus, it is essential to guarantee th a t the power consumption will never be
so high to drive the system reaching a dangerous tem perature level [36]. Lower power
dissipation will alleviate some burdens on packaging and cooling systems, and make the
system more reliable.
Energy consumption is measured in unit of Joule. Its relationship with power dissipation
is expressed as:
E — P ■D,

(3.3)

where E and P are energy and power consumptions, respectively. Lower energy consump
tion means more useful work can be done for a given energy budget. For portable systems,
reducing energy consumption means increasing the b attery lifetime.
According to Equation (3.3), it seems to be straightforward th a t reducing either power
consumption P or execution delay D can effectively reduce the energy consumption. How
ever, in most cases, reducing power consumption comes at the cost of degrading performance
(i.e. enlarging the delay). For example, slowing down the clock rate can effectively reduce
the power dissipation, since P cc f (Equation 2.1). On the other hand, slowing down the
clock rate will also enlarge the execution time, since D oc ( 1 //) (Equation 3.2). Thus,

R eproduced with perm ission of the copyright owner. Further reproduction prohibited without permission.

CHAPTER 3. EVALUATION ENVIRONM ENT

17

simply slowing down the clock rate cannot save energy. Low-power designs need to also
consider their performance impact.

3.1.3

E nergy-efficiency M etrics

In some cases, a low-power technique is also beneficial to performance or at least w ithout
negative effects on performance. For example, loop optimization not only reduces the pro
gram ’s execution time, but also reduces its energy consumption on memory systems. In
these cases, using energy or power consumption metric is sufficient to evaluate the effec
tiveness of the technique.
However, as we discussed above, in most cases, a design optimized to performance
causes unnecessary energy consumption. As an example, aggressively allowing multiple
instructions executing on different branch paths can improve the performance of superscalar
processors.

However, the energy consumed by instructions executed on wrong-paths is

wasted. Thus, designers must make trade-offs on performance and energy for their target
systems. A new metric is needed to evaluate this trade-off.
The energy-delay product (E D P ) is widely adopted by researchers to evaluate the
energy-efficiency of their designs [12, 31, 39, 47, 48, 67, 92].

E D P = E ■D.

(3.4)

In general, lower energy consumption corresponds to longer execution time. The target of
energy-efficient designs is to find the optimal design point where the energy-delay product
is minimized.
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Authors in [13, 52] argue th a t it is more appropriate to apply different metrics for
different classes of systems. For low-power portable systems, the battery life limits the
system operations. Users are more tolerant for slow response time on those systems. Thus,
energy is the prim ary consideration there. This makes the power-delay product (P D P ),
which is identical to energy (E ), be a natural m etric for such kind of systems. On the
other hand, for the highest-performance server-class systems, the program delay is more
im portant than the energy consumption. As a reflection, it may be more suitable to over
weight the delay part. E D 2P (E ■D 2) metrics are more appropriate for the highest-end
systems. E D P metrics cannot be applied across diverse classes of systems for comparing
system efficiency. However, E D P metrics are still useful for a given class of systems [52].
In our study, we will use the E D P m etric to evaluate the power-performance trade-offs,
since our analysis is within a single class of systems, the general-purpose systems.

3 .2

P er fo r m a n ce E v a lu a tio n T ools

The most straightforward and convincing way to evaluate the performance of a target
system is direct measurement. For example, to promote their products, computer vendors
normally report the SPEC results of the products by running the standard benchmarks
provided by Standard Performance Evaluation Corporation [66]. In order to provide detailed
information on system performance, today’s high-performance processors provide hardware
counters th a t can m onitor the number of certain events happening during a program ’s
execution. For instance, users can use hardware counters to check the cache miss rate of a
given program and identify the performance bottleneck.
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Although the direct measurement is accurate, several factors limit its usage in the ar
chitecture research. The hardware counters can only monitor a few events at a time. More
im portantly, the direct measurement can only be performed on existing systems. Thus, it is
not suitable for evaluating new ideas with variants of architecture param eters. Simulation
and modeling are more suitable on th a t situation.
Normally, modeling requires a relatively small amount of com putation resources and
takes a short time. However, modern com puter systems are very complicated. For instance,
the processor can issue multiple instructions in each cycle; instructions can be executed
speculatively; and memory access latency is not a constant. All these factors make it very
difficult if not impossible to develop an accurate and attractable model for real architectural
study.
Simulation has been extensively used for the computer architecture research because
of the high cost on building hardware prototypes and also because of its accuracy in es
tim ating performance of complicated computer systems. SimpleScalar tool set [14] is the
most commonly used simulator for evaluating new ideas for uniprocessor systems in re
cent years. It is an execution-driven simulator th a t generates simulation results on the
fly and produces comprehensive statistics for the program execution. The most advanced
simulator in the tool set, sim-outorder, emulates a superscalar processor with five-stage
pipelines1 and multi-level memory systems. It supports several advanced techniques such
as multi-issue, out-of-order execution, speculative execution, and non-blocking load/store.
Currently, SimpleScalar supports two instruction sets. The P ISA version supports the Sim
pleScalar Instruction Set Architecture which is a close derivative of the MIPS instruction
1The five stages of the pipeline are fetch, dispatch, execution, writeback, and commit.
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set. The A lpha version supports Alpha ISA and can directly run binary code compiled on
real Alpha systems.
We use the Alpha version of sim-outorder simulator in our experiments and insert some
new functions to the simulator for our study.

For example, we have implemented the

multicolumn-based way-prediction on the cache access function for our low-power cache
study.
SimpleScalar only emulates the behavior of the processor. Compared with those sim
ulators (e.g. SimOS [60]) th a t emulate the behavior of the whole system, including the
processor, memory, disks, and operating systems, SimpleScalar cannot capture the pro
gram ’s execution behavior due to context switches or system calls. However, compared
w ith those whole-system simulators, it provides more detailed and flexible simulations on
the processor, which is the target in our study. In addition, the benchmark we have used
in our study, SPEC 2000 [66], mainly consists scientific applications, whose execution be
havior is much less dependent on operating systems than commercial workloads. In order
to characterize the execution behavior of commercial workloads, we need to use the wholesystem simulators [84, 27]. However, since the m ajor concern of this dissertation focuses on
microarchitecture, using a detailed processor simulator is more suitable. In addition, our
experimental results will not be favored due to those behaviors th a t cannot be captured
by the simulator. For example, the variants of cache miss rate would be larger if context
switches are performed. This will make our low-power cache designs save more energy than
th a t under the single process environment.
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E n e r g y C o n su m p tio n E v a lu a tio n T ools

Energy consumption can be analyzed by either simulation-based or probabilistic-based tech
niques [41]. Simulation-based techniques accurately monitor transitions at each cycle and
use lower level analysis results to construct higher level models. In contrast, probabilisticbased techniques view signals as random transitions between 0 and 1 with certain statistical
characteristics. Normally, simulation-based techniques are more accurate th an probabilisticbased ones but take much more com putation time.
Until recently, power estimation tools are only available at low design levels, such as
Hspice [5] and PowerMill [68].

Although these circuit level simulations can accurately

estim ate dynamic and static power dissipation within a few percentage, they are not very
useful for making architectural decisions [12]. Their simulation is too slow. Thus, they are
only practical for circuits with relatively small number of transistors. More importantly,
these tools need complete circuit designs as input which are not available at architectural
level design stage.
Researchers have been making efforts to provide energy estim ation tools at the archi
tecture level. As a regular structure, cache has been a good candidate for energy analy
sis [67, 42, 46, 58]. For example, authors in [42] propose an analytical energy dissipation
model for conventional set-associative caches and use it to evaluate several low power tech
niques. CACTI [79] is an analytical model for estimating the access and cycle time of
direct-m apped and set-associative caches. It takes the cache size, block size, associativity,
and process param eters as input. It has been extended to CACTI 2.0 [58] th a t includes
both timing and power models for on-chip caches. We use CACTI 2.0 to estim ate the power
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consumption of different implementations of set-associative caches in our study.
Only until recently, energy consumption simulations for the integrated system are pub
licly available [12, 74], W attch [12] integrates param eterized power models of common struc
tures in modern superscalar processors into the SimpleScalar architectural simulator [14].
The cycle-level performance simulator generates cycle-by-cycle hardware access counts for
each basic module and inputs these counts to the parameterized power models to estim ate
the power dissipation of the whole processor and each component. SimplePower [74] also
builds its infrastructure on the SimpleScalar simulator. However, it uses a combination of
analytical and transition-sensitive models for energy estimation. For regular structures such
as caches, the analytical models are applied. For other components such as functional units
whose energy consumptions are dependent on th e switching activity and capacitance, the
transition-sensitive models are applied. The simulator contains switch capacitance tables
for functional units for each input transition obtained from lower level simulations. Table
lookups are done based on the input bits and o u tp u t bits for the estim ated components.
W attch provides fully param eterizable power model for the processor, while SimplePower
only provides param eterized model for caches. The currently publicly available version of
SimplePower only models energy consumption for an in-order 5-stage pipelined d ata path
with perfect caches running only integer instructions.

3 .4

W o rk lo a d s

SPEC CPU2000 is an industry-standardized benchm ark suite th a t contains compute inten
sive benchmarks exercising a wide range of hardware [66]. It is extensively used to evaluate
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the performance of the processor, memory, and compiler.
The SPEC CPU2000 suite consists of two groups of benchmarks, the integer one
(CINT2000) and the floating point one (CFP2000). Table 3.1 describes all the programs
briefly [66].
We use SPEC CPU2000 as workload in our study. The reference input d ata files are
used in the experiments. We use the precompiled Alpha version of SPEC2000 binaries [77]
and run it under SimpleScalar simulator. To eliminate the start-up effects, we fast-forward
the first four billion instructions, then collect detailed statistics on the next one billion
instructions.
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Category

Program

Description

CINT2000

164.gzip
175.vpr
176.gcc
181.mcf
186. crafty
197.parser
252.eon
253.perlbmk
254.gap
255.vortex
256.bzip2
300.twolf

Compression
FPG A Circuit Placement and Routing
C Programming Language Compiler
Combinatorial Optimization
Game Playing: Chess
Word Processing
Computer Visualization
PERL Programming Language
Group Theory, Interpreter
Object-oriented Database
Compression
Place and Route Simulator

CFP2000

168.wupwise
171.swim
172.mgrid
173.applu
177.mesa
178.galgel
179.art
183.equake
187.facerec
188.ammp
189.1ucas
191.fma3d
200.sixtrack
301.apsi

Physics / Q uantum Chromodynamics
Shallow W ater Modeling
Multi-grid Solver: 3D Potential Field
Parabolic / Elliptic Partial Differential Equations
3-D Graphics Library
Com putational Fluid Dynamics
Image Recognition / Neural Networks
Seismic Wave Propagation Simulation
Image Processing: Face Recognition
Com putational Chemistry
Number Theory / Prim ality Testing
Finite-element Crash Simulation
High Energy Nuclear Physics Accelerator Design
Meteorology: Pollutant D istribution

T able 3 .1 : D escriptions o f S P E C 2000 benchm arks [66].
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A ccess M ode P redictions for
Low-power Cache D esign

4 .1

S ig n ifica n ce o f L o w -p o w er C a ch e D e sig n

As we have stated in C hapter 1, the successful pursuit of high performance on computer
systems has produced a negative byproduct of high power dissipation. Circuit-level tech
niques alone can no longer keep the power dissipation under the reasonable level. Increasing
efforts have been made on reducing power dissipation via architectural approaches [13]. One
research focus is on reducing the power consumed by on-chip caches, which are among the
m ajor power consumers in microprocessors.
Today’s com puter systems normally consist multi-level memory hierarchy. The perfor
mance of caches is critical to many applications’ performance. To achieve high performance,
the size of caches is getting larger, and the associativity of caches is also increasing. In
addition, many processors embrace both level one and level two caches on chip. As a conse
quence, on-chip caches occupy about 40% of chip area and consume a large portion of chip
power. For instance, on-chip caches in Alpha 21264 processors consume 15% of the total
25
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power [32]. It is estim ated th a t this portion will further increase to 26% in a future prod
uct, the Alpha 21464 processors [78]. This percentage can be even larger in some low power
processors. For example, caches consume 43% of the total power of embedded processor
SA-110 [54],
Set-associative cache is commonly used in modern computer systems for its ability to
reduce cache conflict misses. However, a conventional set-associative cache implementation
is not power-efficient by its nature. As Figure 4.1-(a) shows, a conventional n-way setassociative cache probes all the n blocks (both tag and d ata portions) in a set for each
cache reference. However, at most block will contain the required data. The percentage of
wasted energy will increase as the cache associativity n increases. We have already seen
high-associativity caches in some commercial processors. For example, Intel Pentium 4
processor exploits four-way LI caches and an eight-way L2 cache. Thus, it is very im portant
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to reduce the power consumption of set-associative caches.

4 .2

R e la te d W ork

An effective approach to reducing the power consumption of a set-associative cache is to
reduce the number of memory cells involved for an access. One scheme is to divide each
d ata RAM into several sub-banks, and to only activate the words at the required offset
from all cache ways [67]. Another alternative is to selectively disable a subset of cache ways
during execution periods with modest cache activity [3]. Other examples of techniques to
reduce cache energy consumption include the one used in SA-100 processor which divides
each of the 32-way instruction and d ata caches into 16 fully-associative caches and enables
only one-eighth of the cache for each access [54]. The filter cache [47] adds a very small
buffer between the CPU and LI cache to filter references to the LI cache. A hit on the
buffer will consume less energy than an access to the cache due to the much smaller size
of the buffer. The tag comparison elimination technique keeps links within the instruction
cache and allows instruction fetch to bypass the tag array [50, 85]. This only works for
instruction caches whose access patterns are regular and predictable.
Two representative techniques in reducing the power consumption of set-associative
caches are th e phased cache and way-prediction cache [39]. The phased cache [11, 34] first
compares all the tags with the accessing address, then probes the desired d ata way only.
The way-prediction technique first speculatively selects a way to access before making a
normal cache access. Combining these two techniques, the predictive phased cache [37] first
probes all the tag sub-arrays and the predicted d ata sub-array. This approach reduces the
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energy consumption of non-first hits (cache hits whose locations are mispredicted) in the
way-prediction cache at the price of increasing energy consumption for both first hits (cache
hits whose locations are correctly predicted) and cache misses.

4.3

C o m p a riso n s

b e tw e e n

P h ased

and

W a y -p r e d ic tio n

C a ch es
Figure 4.1-(b) and (c) illustrate the access patterns for phased and way-prediction n-way
set-associative caches, respectively. Compared with the conventional implementation, the
phased cache only probes one d ata sub-array instead of n d ata sub-arrays1. However, the
sequential accesses of tag and d ata will increase the cache access latency. As shown in
Figure 4.2, the tag p ath without output takes about 1.15 ns, and the d ata p ath alone
without output takes about 0.90 ns on a 16-KB, 4-way set associative cache with block size
of 32-byte2. Under the conventional implementation, th e tag and the d ata are accessed in
parallel. Each cache access takes about 1.32 ns. In contrast, if the tag and the d ata are
accessed one by one, the access latency will be almost doubled to 2.22 ns. Thus, although
the phased im plem entation can reduce the power consumption of set-associative caches, it
will increase the cache access latency and harm the overall system performance.
The way-prediction cache first accesses the tag and d ata sub-arrays of the predicted
way. For instance, the MRU-based way-prediction cache always accesses the most recently
accessed block in a set first. If the prediction is not correct, it then probes the rest of tag
and d ata sub-arrays simultaneously. An access in phased cache consumes more energy and
1Each way comprises a tag sub-array and a data sub-array.
2The values are estim ated using the CACTI model [58].
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F ig u re 4.2: C ache access laten cies o f th e ta g p ath, d a ta p ath , sequential access, and parallel access
on a 16-K B , 4-w ay set associative cache w ith block size o f 32-byte. T h e values are estim a ted using
th e C A C T I m odel [58].

has longer latency than a correctly predicted access in way-prediction cache, but consumes
less energy than a mispredicted access. When the prediction accuracy is high, the wayprediction cache is more energy-efficient than the phased cache [39].
The way-prediction hit rate is bounded by the cache hit rate which is highly applicationdependent. Figure 4.3 shows the hit rates of all the SPEC2000 benchmark programs on a
64 KBytes d ata cache and a 4 MBytes L2 cache3. Most applications have LI d ata cache
hit rates as high as 95% with a few exceptions, such as art whose hit rate is only 65%.
The distribution of L2 cache hit rates is even more diverse than th a t of LI cache hit rates.
Fourteen of the twenty-six programs have L2 cache hit rates higher than 95%, while ten
3We will discuss the experimental environment in details at Section 4.7.
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F ig u re 4.3: T h e h it rates for SP E C 2000 benchm arks on an eight-w ay 64 K B y te s d a ta cache w ith
block size o f 64 B y tes and an eight-w ay 4 M B y tes unified L2 cache w ith block size o f 128 B y tes.

programs have L2 cache hit rates below 80%.
The way-prediction cache will consume less energy on applications with good locality,
while the phased cache will consume less energy on applications with poor locality. Thus,
neither way-prediction cache nor phased cache can perform consistently well in power saving
across all these applications.
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A M P C ach es

4.4.1

S trategy

31

The energy consumption of a cache access can be minimized if a cache hit is handled by
the way-prediction mode, while a cache miss is handled by the phased mode. M otivated
by this relationship between a cache access mode and its energy consumption, and by
the application-dependent cache hit patterns, we propose to use an access mode prediction
technique based on cache hit/m iss prediction for low power cache design [89]. It combines
the energy-efficient merits of both phased and way-prediction cache structures. In the case
of predicted cache hits, the way-prediction scheme is applied to determine the desired way
and to probe th a t way only. In the case of predicted misses, the phased scheme is applied
to access all the tags first, then probe the required way only. We call this A M P cache.
Figure 4.4 presents the access sequence controlled by access mode predictions. Upon a
reference, the access mode predictor makes a decision based on the cache access history. If
the predictor indicates th a t the way-prediction mode should be applied, the following access
sequence will be handled by the way-prediction scheme. Otherwise, it will be handled by
the phased access scheme.
The two most im portant components in the AMP cache design are the access mode
predictor and the way-predictor.

• Access Mode Predictor
A good access mode predictor is essential to select a suitable access technique for
each cache reference. Since we target at low power cache design, the access mode
predictor should only add little overhead on both latency and energy consumption.
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F igu re 4 .4 : T h e access p attern o f n-w ay A M P cache.

M otivated by existing branch prediction techniques, we derive a simple predictor th a t
uses a global access history register and a global pattern history table obtaining high
prediction accuracy.

• Way-predictor
A good way-predictor can minimize the energy consumption of cache hits. Previous
studies have shown th a t MRU-based way-prediction can effectively reduce the energy
consumption of set-associative caches. However, we find th a t as th e cache associativity
increases, the effectiveness of MRU-based way-prediction in energy saving continues
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to decrease. To address this problem, we study several way-prediction policies and
find th a t the multicolumn-based way-prediction is a nearly optimal technique. It is
highly effective for energy reduction of high associativity caches. We also propose a
power-efficient variant of multicolumn cache to eliminate the swapping operation in
the original design.

4.4.2

Pow er C onsum ption

In this section, we will use a simplified timing and energy model to quantify the observation
th a t we have discussed above.

The latency and energy consumption of different types

of caches used in our experiments are estim ated based on the CACTI timing and power
consumption model [58].
Let E tag and E data be the energy consumed by a tag sub-array and a d ata sub-array
upon a reference, respectively. For a correctly predicted hit in the way-prediction cache, the
energy consumed is E tag + Edata>compared with n ■E tag + Edata in the phased cache, where
n is the associativity of the cache. On the other hand, a miss in the way-prediction cache
will consume (n + 1) • E tag + (n + 1) • E data. in comparison with (n + 1) • E tag + E data in the
phased cache. Regarding the access latency, a correctly predicted hit in the way-prediction
cache takes one time unit, compared with two time units in the phased cache. Our objective
is to pursue the lowest possible energy consumption and latency for both cache hits and
misses.
Let H , M , and Wf, be the numbers of cache hits, misses, and write-backs, respectively.
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A phased cache, a way-prediction cache, and an AMP cache consume energy as follows:

Ephased

— H ■(n • Etag + Edata) + M ■( ( « + 1) • Efag + Edata)

+ W

Ewayjprediction

&

•

(4 -1)

E d a ta t

= H ■(Etag A Edata) A M • ((ti

1) • Etag A Edata)

(4*2)

A M r ■Tl ■Edata A Wfc • Edata ~l~ ^wjmispredi
E a MP

— H{Etag A Edata) A M ( ( n A 4)Etag A Edata) A Wb ■Edata

(4-3)

"I"A Ajnispredi

where A w_miSpred and ^ A.mispred are the energy overheads of mispredictions in the wayprediction cache and the AMP cache, respectively.

M

r

is the number of read misses.

For an AMP cache with a perfect access mode prediction and a prefect way-prediction, its
energy consumption is the lower bound of energy consumption for the set-associative cache.
The misprediction overhead is determined by both the accuracy of access mode predictor
and th a t of way-predictor. We will discuss these two predictors in following sections.

4 .5

A c c e ss M o d e P r e d ic to r s

4.5.1

D esign s

A uthors in [82] propose to use cache hit/m iss prediction for improving load instruction
scheduling. In order to reduce the memory bandw idth requirement, authors in [72] use
miss prediction to dynamically m ark which load instruction is cacheable/non-allocatable.
We want to apply cache hit/m iss prediction to choose way-prediction or phased access for
energy savings.
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This is different from most work in predicting cache behavior which targets prefetching
or reducing cache miss rate. For example, the next cache line and set predictor is used for
instruction fetch prediction and branch prediction [19]. Prediction caches use a history of
recent cache misses to predict whether a replaced cache line will be accessed in the near
future thus should be p u t into the victim cache to reduce the overall cache miss rate [10].
The access mode predictor shares a similar objective with the branch predictor. Thus,
we derive the access mode predictor from existing branch predictors [65, 81, 55, 53]. The
intuition behind the access mode predictor is th a t cache misses are clustered and program
behavior is repetitive. Technically, nearly all branch prediction techniques may be adapted.
However, since we target at reducing cache power consumption, the access mode predictor
must be simple. Thus we only present variants with low resource requirements here.
Each cache (instruction, data, or L2) has its own access mode predictor, which uses its
reference address or hit/m iss history as the index to the prediction table. We have studied
following prediction variants.

• Saturating counter.
This prediction has the simplest implementation. It is based on the two-bit saturating
up/dow n counter [65]. Each cache has its own prediction table. The number of entries
in the table equals the number of cache sets.
counter.

Each entry is a two-bit saturating

W hen a cache reference arrives, its set index determines which counter

should be accessed. If the most significant bit of the counter is “1” , the way-prediction
scheme will be applied. Otherwise, the phased scheme will be applied. The counter is
incremented for each way-prediction hit and is decremented for each way-prediction
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miss or cache miss.
• Two-level adaptive predictor.
Another alternative is derived from the two-level adaptive branch predictor [81]. We
implement both G Ag and PAg versions. In the im plem entation derived from G Ag
version, a global &-bit access history register records the results of the most recent k
accesses. If the access is a way-prediction hit, a “1” is recorded; otherwise, a “0” is
recorded. The global access history register is the index to a global p attern history
table which contains 2k entries. Each entry is a two-bit saturating counter. In the
implementation based on PAg version, each set has its own access history register.
A single pattern history table is indexed by all the access history registers. In our
experiments, the number of entries in the global pattern history table for both GAg
and PAg predictors is set to the number of sets in the corresponding cache.
• (M ,N) correlation predictor.
This is based on the scheme proposed in [55]. An M -bit shift register stores the
hit/m iss history for the most recent M accesses.

Each set has 2M entries which

are indexed by the M -bit register. Each entry is an TV-bit counter. We apply (2,2)
predictor in the experiments.
• gshare predictor.
The gshare predictor is originally proposed in [53]. The global p attern history table is
indexed by the exclusive OR of the global access history w ith the set index of current
reference. The number of entries in the table is equal to the number of sets in the
cache in our experiments.
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A ccuracy

Access Mode Predictor
Saturating Counter
GAg
PAg
(2, 2)
gshare

Size (bits)
dL l
uL2
iL l
8K
256
256
-8 K
-2 5 6 -2 5 6
-IK
-IK
-5 6 K
-IK
-3 2 K
-IK
—8K
-2 5 6 -2 5 6

Misprediction R ate (%)
iL l
dL l
uL2
14.44
0.11
5.68
0.12
4.97
5.51
3.94
0.13
3.83
5.27
13.43
0.11
0.12
6.01
15.57

T able 4.1: C om parisons o f sizes and m isprediction rates o f different access m ode predictors. T h e
separate 64 K B in stru ction cache (iL l) and th e d a ta cache (d L l) are 8-w ay w ith block size o f 64
B . T h e unified L2 cache (uL2) is 8-w ay w ith block size o f 128 B. T h e m isprediction rates are th e
average over all th e S P E C 2000 program s.

Table 4.1 compares the sizes and misprediction rates of five different policies th a t are
discussed above on the system with 8-way 64 KB in struction/data caches and an 8-way 4
MB L2 cache. In our experiments, for saturating counter, a 128-entry 2-bit (32-byte) table
is used for instruction and d ata caches, and a 4096-entry 2-bit (1-KB) table is used for L2
caches. For GAg and gshare, both the instruction cache and the d ata cache have a 32-byte
global p attern history table and a 7-bit global access history register; the L2 cache has a 1
KB global p attern history table and a 12-bit global access history register. For PAg, both
instruction and d ata caches have a 32-byte global p attern history table and a 112-byte local
access history register table; the L2 cache has a 1-KB global p attern history table and a
6144-byte local access history register table. For (2,2), both instruction and d ata caches
have a 128-byte table and a 2-bit register; the L2 cache has a 4-KB table and a 2-bit register.
The values of misprediction rates presented are the average over all the twenty-six
SPEC2000 programs.

The two-level adaptive predictor PAg obtains the lowest mispre

diction rates which are below 4% on instruction, data, and L2 caches. However, it also
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occupies more additional area than other predictors. The GAg predictor gains the second
lowest misprediction rates which are below 6% on both LI and L2 caches and requires the
smallest additional area.

4.5.3

O verhead

We decide to select the GAg predictor in the remaining of our experiments for several
reasons. The prediction accuracy of GAg is only slightly lower than th a t of PAg. However,
the GAg predictor requires much less additional space for recording access history than the
PAg predictor. For GAg predictor, the 8-way 64 KB instruction and d ata caches only need
a 32-byte global p attern history table and a 7-bit global access history register each; the 4
MB L2 cache only requires a 1 KB global p attern history table and a 12-bit global access
history register. Regarding the area, the overhead of GAg predictors for instruction and
d ata caches is only 0.05%, and is only 0.02% for L2 cache.
More importantly, unlike other predictors, the GAg predictor does not require the ad
dress of the next cache reference to perform the mode prediction. Thus, the access mode can
be selected before the next cache reference arrives. Since the access time of the small predic
tion table is less than the access tim e of the cache, there is no timing overhead introduced
by the GAg predictor. Regarding the energy consumption, our simulation results indicate
th a t the overall overhead on instruction, data, and L2 caches by using mode predictors is
under 0.8% for all the programs.
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M u ltic o lu m n -b a se d W a y -p r ed ictio n

In the previous section, we discuss the selection of access mode predictors. The effectiveness
of the AMP cache on energy reduction depends not only on the accuracy of access mode
predictor, but also on the underlying way-prediction technique. In this section, we will
introduce a way-prediction technique based on multicolumn caches [83].
Way-prediction caches were originally proposed for reducing the average access latency of
set associative caches [22, 2, 44, 1, 18, 83]. Some prediction strategies are used to predict the
way containing the desired d ata and read from th a t way first. Hash-rehash [2], MRU [22, 44],
column-associative [1], predictive sequential associative [18], and multicolumn [83] caches
are a few such examples.
Way-prediction techniques can also be beneficial for power saving in set-associative
caches [39]. If the way-prediction is correct, which is called a first-hit in this paper, only
the desired way is probed. In this case, the power consumption is close to th a t in a directmapped cache. However, if the prediction is wrong, the way-prediction cache will consume
more energy than a conventional implementation because some additional operations are
performed to m aintain the prediction mechanism. Thus, the accuracy of the prediction
technique, measured by the first-hit rate, is crucial to the reduction of power consumption.

4.6.1

L im itation o f M R U -based W ay-prediction

Authors in [39] propose to use the MRU way-prediction technique to reduce the power
consumption for set-associative caches. A uthors in [46] show th a t the hash-rehash, the
column-associative, and the MRU way-prediction techniques effectively reduce the power
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dissipation of two-way set-associative caches. Previous studies have shown th a t an MRUbased way-prediction cache is more power-efficient compared with other techniques [39, 46].
The MRU cache maintains an MRU list th a t marks the location of the most recently
used (or accessed) block for each set. For any reference mapping into the set, the search
always begins from the MRU location. This search order is effective for both level one
and level two caches because of the tem poral locality in reference stream s [44]. For lowassociativity caches, such as two-way or four-way caches, the MRU technique works well in
predicting the desired way. However, as the cache associativity further increases, the MRU
structure may potentially decrease the first-hit rate.
Figure 4.5 shows how an MRU cache searches the locations for two coming references on
a four-way associative cache which has four sets. For clarity, only the tag and set portions
of a reference are presented here. Thus the first reference (0001013 maps to set “01” with
tag “0001” .
Upon the first reference 000101. the MRU cache begins its search from way 1 according
to the MRU information of set 1 (Figure 4.5). The predicted way does not contain the
desired data, then the MRU cache probes all the remaining ways as the second attem pt. In
this example, the first reference is a cache miss. Thus, the least recently used block at way
2 is replaced and the corresponding MRU information is updated to point to way 2. W hen
the second reference to the same set, 101101. arrives, the search still begins from the MRU
location, which is way 2 now. This is not a first hit. The MRU cache then probes all the
remaining ways and finds the desired block at way 3. The MRU information is updated
again to reflect the fact th a t the MRU location is way 3 now. In this example, neither of
the two references is a first hit on the MRU cache.
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F igu re 4 .5 : W ay-prediction stra teg y for M RU cache.

In an MRU cache, the number of search entries is equivalent to the number of sets. As
the cache associativity doubles for a fixed cache size and a fixed block size, the number of
search entries in the MRU cache is halved. This means the number of entries available for
way-prediction is reduced by half. The interference on the MRU information will be worsen.
Normally, this causes the way-prediction accuracy to decrease. As shown in Figure 4.6, our
experiments indicate th a t for the SPECint2000 program 172. mgrid, as the associativity of a
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F ig u re 4.6: O verall cache h it rate and first h it rate o f a 64 K B M R U d a ta cache for program
172.m grid.

64 KB LI MRU d ata cache increases from four to eight, then to sixteen, the first hit rate of
the cache drops from 91.8% to 81.3%, then to 59.4%, respectively. This trend is consistent
with the results presented in [22]. In addition, the first hit rate of high-associativity MRU
cache falls far behind the overall cache hit rate. This indicates th a t the MRU-based wayprediction is not optimal in power-saving.

4.6.2

M u lticolu m n Cache

The multicolumn cache [83] has addressed the lim itation of MRU cache discussed above. The
authors observe th a t the im portance of a cache block in a set may be different to different
references mapping into the same set. To consider the differences, The authors define a
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concept of major location as the location on which a reference can be directly m apped4,
and use the m ajor location as the guidance for the access sequence. The multicolumn cache
maps a block as in a direct-mapped cache but replaces a block as in a set-associative cache.
As the associativity increases, the first-hit rate does not change much in the multicolumn
cache. The number of search entries in the multicolumn cache equals the product of the
number of sets and the cache associativity. Thus, as the associativity increases for a fixed
cache size and a fixed block size, the number of search entries in the multicolumn cache
remains the same. Using the same program 172.mgrid as example, as the associativity of
a 64 KB LI multicolumn d ata cache increases from four to eight, then to sixteen, the firsthit rate keeps the same (92.7%, 92.7%, and 92.7%, respectively, as shown in Figure 4.6).
In addition, the first hit rate of multicolumn cache is very close to the overall cache hit
rate. This indicates th a t the multicolumn is a nearly optimal way-prediction policy, since
the cache hit rate is the upper bound of first hit rate th a t can be achieved by any wayprediction policy.
Figure 4.7 shows the search sequence in a multicolumn cache for the same reference
stream in Section 4.6.1. For the first reference 000101. its tag is “0001” . For an n-way set
associative cache, the m ajor location of a reference is determined by the low order logn
bits of its tag. Thus the m ajor location of the first reference is way 1. The search begins
here. The predicted way does not contain the desired block, then all the remaining ways
are probed as the second attem pt. Since this reference is a cache miss, the LRU block at
way 2 is replaced. However, the new block (000101) and the block already residing at way 1
4For an n -way set associative cache, the major location of a reference is determined by the low order
log n bits of its tag.
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F igu re 4.7: W ay-prediction strategies for m ulticolum n cache.

(110101) have the same m ajor location “01” . The design of multicolumn cache ensures th a t
the MRU block is always at its m ajor location. In this example, the new block (000101) is
placed at its m ajor location way 1, and the block originally at way 1 (110101) is swapped
to way 2. For the second reference (101101). its m ajor location is way 3. Thus the tag and
d ata portion of way 3 are probed as the first attem pt. This is a first hit. In comparison,
the second reference is a non-first hit in the MRU implementation due to the interference
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on MRU information.

4.6.3

Pow er C onsiderations for M u lticolum n Cache

In the original design of multicolumn caches, a swapping mechanism is applied to ensure
th a t the MRU block always resides at its m ajor location after a reference (though other
d ata blocks may replace it later). From power consumption point of view, swapping is an
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expensive operation. Two cache ways are involved in each swapping operation. The power
consumption approxim ately equals the cost of two accesses to a single way.
In order to eliminate the swapping operation, we propose a power-efficient variation for
the multicolumn cache. An index entry is maintained for each m ajor location in a set to
record its MRU information.
Figure 4.8 shows the implementations of multicolumn caches without swapping. We still
use the same access sequence used in Section 4.6.1 as the example. For the first reference
(000101). its tag is “0001” , and its m ajor location is “01” . The MRU information of m ajor
location 1 at set 1 is retrieved, which points to way 1. Thus, the search begins from here.
The predicted way does not contain the desired block, then all the remaining ways are
probed as the second attem pt. This reference is a cache miss, the LRU block at way 2
is replaced. However, the new block (000101) and the block already residing at way 1
(110101) have the same m ajor location 1. Since the new block (000101) is the most recently
accessed block whose m ajor location is 1, the MRU information of major location 1 needs
to be updated to reflect this change. In the im plem entation without swapping, the MRU
information of m ajor location 1 is updated to point to way 2 where the new block resides.
By recording the MRU information for each m ajor location, the MRU block does not need
to always reside at its m ajor location. Thus, the energy-consuming swapping operations are
avoided. For the second reference (101101), its m ajor location is 3 and the corresponding
MRU information points to way 3. The tag and d ata portions of way 3 are probed as the
first attem pt. This is a first hit. No swapping is performed and the MRU information keeps
unchanged.
There are several performance and energy consumption trade-offs in the implementations
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of multicolumn caches. For th e original design, th e search always begins from the m ajor
location of a reference, which is determined by a simple bit selection on the reference
address. Thus, the decision of a search order will not lengthen the cache access time, and
will not consume additional energy. However, to m aintain this way-prediction mechanism,
the swapping operation may be performed. This swapping operation is energy-consuming,
and may also delay subsequent coming references.
On the other hand, th e im plem entation without swapping avoids the energy-consuming
operation at the price of additional cache area for recording MRU information, of additional
energy consumption for retrieving MRU information, and of possible increase on cache access
time. Just like the MRU cache, the multicolumn cache without swapping needs to fetch the
MRU information first. Since the reference address is used to index the MRU information
table, the retrieval of MRU information may lengthen the cache access time. However,
the arguments for MRU cache can also be applied here. If the reference address could be
available earlier, the cache access could begin at an earlier pipeline stage [18]. In addition,
the overhead of fetching MRU information can be tolerated for L2 caches [44].
Regarding the area, the overhead of recording the MRU information is trivial. Compared
with the MRU cache which has one MRU entry for each set, the multicolumn cache without
swapping has a larger MRU table where each block has an MRU entry. However, the MRU
table in the multicolumn cache still only accounts for a very small portion of the d ata array.
The area overhead is log(associativity)/ (b lo cksize ■8). The cache block size in a modern
com puter system is normally at least 32 bytes. Thus, the area overhead is very small. For
example, considering a sixteen-way set-associative cache with block size of 64 bytes, each
set needs 64 bits to record the MRU information. The MRU table only accounts for less
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th an 1% of the d ata array.
One more dimension of the MRU table in the multicolumn cache also makes the access
more complicated. It is necessary to first identify which one of the n MRU entries in a
set to be fetched. This is determ ined by the m ajor location of the reference. Since the
determ ination is from a bit selection, the latency of fetching the MRU information in the
multicolumn cache is comparable to th a t in the MRU cache. Furtherm ore, the bit selection
also makes it possible to only probe the desired entry. As the result, the power consumption
for indexing the MRU table in the multicolumn cache is also comparable to th a t in the MRU
cache. The energy consumption overhead of accessing such a small MRU table is also trivial.
We evaluate the frequency of swapping operations in eight-way multicolumn caches un
der the default system configuration in our experiments. For all the SPEC2000 benchmarks,
on average, only 0.2% of references to the instruction cache involve swapping operations,
while 3.8% and 12.0% of references to the d ata and L2 caches involve swapping operations,
respectively. Since for LI instruction cache, the possibility of a reference involving a swap
ping operation is very low, it is more feasible to directly use the m ajor location as the
search guidance, in company with swapping operations for this latency-sensitive cache. On
the other hand, the possibility of a reference to L2 cache involving a swapping operation
is as high as 12.0%, which means about 20% additional energy will be consumed by the
swapping operation. In this case, it seems more feasible to apply the multicolumn imple
m entation w ithout swapping and overlap the fetch of MRU information with the accesses
to LI caches.
In summary, the original multicolumn cache design has no overhead on cache access
latency. However, it requires energy-consuming swapping operations to m aintain the way-

R eproduced with perm ission of the copyright owner. Further reproduction prohibited without permission.

CHAPTER 4. AM P CACHE

49

prediction mechanism. The multicolumn implementation without swapping eliminates the
swapping operations at the cost of trivial increase on cache area and access latency. In our
experiments presented in the following sections, we will utilize the multicolumn cache with
swapping for instruction and d ata caches which are latency-sensitive and involve relatively a
small percentage of swapping operations, and apply the implementation w ithout swapping
for L2 cache which is not so latency-sensitive but involves a large percentage of swapping
operations.

4 .7

E x p e r im e n ta l E n v ir o n m en t

CACTI [79] is a timing model for on-chip caches. It has been extended to CACTI 2.0 [58]
th a t includes both timing and power models. We use CACTI 2.0 to estim ate the power
consumption of different implementations of set-associative caches in our study. For caches
with access mode predictions, we estim ate the energy consumption of first-hits, non-firsthits, misses, and write-backs in both way-prediction and phased accessing modes, respec
tively. We use the SimpleScalar tool [14] to collect the cache access and program execution
statistics. We modified the cache simulator in order to emulate the behavior of different
way-prediction and mode prediction approaches.
SPEC CPU2000 is a comprehensive benchm ark suite th a t contains compute intensive
benchmarks exercising a wide range of hardware. We use the precompiled Alpha version
of SPEC2000 binaries [77]. The reference input d ata files are used in the experiments. We
fast-forward the first four billion instructions, then collect detailed statistics on the next
one billion instructions.
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In our execution-driven simulation, the memory hierarchy is the main focus. The sim
ulated 1 GHz 8-issue processor has separate 64 KB instruction and d ata caches with block
size of 64 Bytes, and a unified 4 MB L2 cache with block size of 128 Bytes. This config
uration is similar to those used in high-end workstations such as Alpha 21264, and U ltra
Sparc III. The associativity of LI and L2 caches ranges from four to sixteen. The caches
have two sub-banks in each d ata RAM [67]. We assume th a t 0.18 /rm technology is used.

4 .8

E x p e r im e n ta l R e s u lts

4.8.1

C om parisons o f M ulticolu m n and M R U Caches

As we have stated in previous sections, the first-hit rate is crucial for power reduction of wayprediction caches. In this section, we will first compare the first-hit rate of the multicolumnbased way-prediction with th a t of the MRU-based way-prediction for set-associative caches.
Figure 4.9 shows the difference of first-hit rates between the multicolumn and MRU
caches as th e cache associativity increases. For clarity, this figure only presents the average
first-hit rates of all the SPEC2000 programs and the first-hit rates of two representative
programs vpr (an integer program) and facerec (a floating-point program). The overall hit
rates and th e first-hit rates of MRU and multicolumn instruction, data, and L2 caches on
each program are presented in Table 4.2 to Table 4.4, respectively.
The first-hit rates of MRU caches decrease as the cache associativity increases.

In

contrast, the first-hit rates of multicolumn caches keep almost unchanged. For example, as
the cache associativity increases to sixteen, the first-hit rate of the MRU L2 cache is only
40% of th a t of the multicolumn L2 cache for program vpr. In addition, the first-hit rates of
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Overall hit rate
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Multicolumn first-hit rate * MRU first-hit rate

-

60% 40% 20 %

-

4-way

l-way

16-way

4-way

*-way
dLl

16-way
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F igu re 4 .9 : C om parisons o f th e first h it rates am ong th e m ulticolum n and M R U caches.

multicolumn caches are very close to the overall cache hit rates, which are the upper bounds
of first-hit rates, at different cache levels and for different cache organizations. The average
first-hit rates of multicolumn caches are above 98% of the average overall cache hit rates.
On the other hand, the first-hit rates of MRU caches have noticeable differences compared
with the overall cache hit rates. For the sixteen-way L2 cache, the average first-hit rate of
MRU-based way-prediction is only 69% of the average overall hit rate.
In term s of first-hit rates, the multicolumn-based way-prediction is a nearly optimal
way-prediction technique. However, high first-hit rate is not our final target. Figure 4.10
illustrates the effectiveness of multicolumn-based way-prediction in reducing cache energy
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program
164.gzip
175.vpr
176.gcc
181.m cf
186.crafty
197. parser
252.eon
253.perlbm k
254.gap
255.vortex
256.bzip2
300.tw olf
168.wupw ise
171.sw im
172. m gr id
173.applu
177.m esa
178.galgel
179.art
183.equake
187.facerec
188.am m p
189.1ucas
191.fm a3d
200.sixtrack
301.apsi
Average

overall
1.0000
1.0000
0.9996
1.0000
1.0000
1.0000
1.0000
0.9993
1.0000
0.9961
1.0000
1.0000
1.0000
1.0000
1.0000
1.0000
1.0000
1.0000
1.0000
1.0000
1.0000
1.0000

four-w ay
m ul-col
1.0000
1.0000
0.9961
1.0000
0.9997
1.0000
0.9979
0.9969
0.9988
0.9897
1.0000
0.9990
1.0000
1.0000
1.0000
1.0000
0.9990
1.0000
1.0000
0.9962
1.0000
0.9995

1.0000
0.9996

1.0000
0.9970

1.0000
1.0000
0.9998

0.9991
0.9995
0.9988
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MRU
0.9955
0.9975
0.9898
1.0000
0.9750
0.9995
0.9897
0.9895
0.9943
0.9694
1.0000
0.9909
0.9981
1.0000
1.0000
0.9987
0.9894
1.0000
1.0000
0.9860
1.0000
0.9992
1.0000
0.9913
0.9991
0.9911
0.9940

overall
1.0000
1.0000
0.9998
1.0000
1.0000
1.0000
1.0000
0.9998
1.0000
0.9981
1.0000
1.0000
1.0000
1.0000
1.0000
1.0000
1.0000
1.0000
1.0000
1.0000
1.0000
1.0000
1.0000
1.0000
1.0000
1.0000
0.9999

eight-w ay
m ul-col
1.0000
1.0000
0.9962
1.0000
0.9997
1.0000
0.9979
0.9969
0.9988
0.9904
1.0000
0.9990
1.0000
1.0000
1.0000
1.0000
0.9990
1.0000
1.0000
0.9963
1.0000
0.9995
1.0000
0.9971
0.9991
0.9995
0.9988

M RU
0.9955
0.9975
0.9851
1.0000
0.9564
0.9939
0.9802
0.9774
0.9867
0.9615
1.0000
0.9869
0.9963
1.0000
1.0000
0.9942
0.9785
1.0000
1.0000
0.9642
0.9992
0.9983
1.0000
0.9873
0.9987
0.9863
0.9894

sixteen-w ay
overall m ul-col
1.0000
1.0000
1.0000
1.0000
0.9962
0.9999
1.0000
1.0000
1.0000
0.9997
1.0000
1.0000
1.0000
0.9979
1.0000
0.9970
1.0000
0.9988
0.9986
0.9906
1.0000
1.0000
1.0000
0.9990
1.0000
1.0000
1.0000
1.0000
1.0000
1.0000
1.0000
1.0000
1.0000
0.9990
1.0000
1.0000
1.0000
1.0000
1.0000
0.9963
1.0000
1.0000
1.0000
0.9995
1.0000
1.0000
1.0000
0.9971
1.0000
0.9991
1.0000
0.9995
0.9999
0.9988

MRU
0.9955
0.9637
0.9824
1.0000
0.9404
0.9914
0.9639
0.9706
0.9795
0.9474
0.9889
0.9800
0.9837
0.9999
0.9903
0.9934
0.9577
1.0000
1.0000
0.9531
0.9937
0.9974
1.0000
0.9802
0.9845
0.9834
0.9816

T a b le 4 .2 : T h e overall h it rates and first h it rates o f m ulti-colum n and M R U structures for LI
instruction cache. T h e cache is 64 K B w ith block size o f 64B.

consumption. This figure shows the reduction of overall energy consumed by instruction
cache, d ata cache, and L2 cache under the multicolumn-based way-prediction compared
with the MRU-based way-prediction. Compared with the MRU-based way-prediction, the
multicolumn-based technique can reduce the overall energy consumption of four-way in
struction, data, and L2 caches by 0.1% to 39.6% (6.8% on average). As cache associativity
increases to eight, the energy reduction is 0.4% to 50.3% (16.6% on average). For sixteen
way caches, the energy reduction of multicolumn caches is even more promising, which
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program
164.gzip
175. vpr
176.gcc
181.m cf
186.crafty
197. parser
252.eon
253.perlbm k
254.gap
255.vortex
256.bzip2
300.tw olf
168.wupw ise
171.sw im
172.m grid
173.applu
177.m esa
178.galgel
179.art
183.equake
187.facerec
188.am m p
189.1ucas
191.fm a3d
200.sixtrack
301.apsi
A verage

overall
0.9896
0.9617
0.9512
0.8087
0.9942
0.9803
0.9998
0.9977
0.9973
0.9929
0.9821
0.9490
0.9893
0.9175
0.9665
0.9431
0.9962
0.9884
0.6599
0.9999
0.9672
0.9371
0.9188
1.0000
0.9880
0.9719
0.9557

53

four-w ay
m ul-col
0.9840
0.9343
0.9500
0.8039
0.9677

MRU
0.9692
0.9027
0.9453
0.7952
0.9252

0.9720
0.9945
0.9922
0.9964
0.9820
0.9772
0.9411
0.9746
0.9145
0.9270
0.9351
0.9954
0.9706
0.6565
0.9999
0.9657
0.9295
0.9145
0.9996
0.9774
0.9337
0.9457

0.9455
0.9733
0.9742
0.9921
0.9623
0.9443
0.9123
0.9675
0.9134
0.9179
0.9185
0.9799
0.8783
0.6457
0.9893
0.9476
0.9115
0.9034
0.9925
0.9371
0.8899
0.9244

overall
0.9898
0.9621
0.9512
0.8084
0.9967
0.9809
0.9999
0.9985
0.9973
0.9939
0.9824
0.9490
0.9893
0.9149
0.9665
0.9432
0.9962
0.9884
0.6599
0.9999
0.9672
0.9379
0.9188
1.0000
0.9882
0.9720
0.9559

eight-w ay
m ul-col
0.9839
0.9343
0.9500
0.8035
0.9683
0.9719
0.9945
0.9925
0.9964
0.9821
0.9772
0.9409
0.9746
0.9145
0.9270
0.9352
0.9954
0.9706
0.6565
0.9998
0.9657
0.9296
0.9145
0.9996
0.9775
0.9337
0.9458

MRU
0.9574
0.8539
0.9406
0.7841
0.8473
0.9170
0.9559
0.9616
0.9874
0.8928
0.9331
0.8920
0.9611
0.9119
0.8131
0.8958
0.9405
0.8056
0.6323
0.9753
0.9411
0.8989
0.8882
0.9726
0.8805
0.8626
0.8963

sixteen-w ay
overall m ul-col
0.9900
0.9839
0.9624
0.9343
0.9500
0.9513
0.8032
0.8079
0.9684
0.9973
0.9811
0.9999
0.9989
0.9973
0.9948
0.9826
0.9494
0.9893
0.9149
0.9665
0.9432
0.9963
0.9884
0.6599
0.9999
0.9672
0.9384
0.9188
1.0000
0.9882
0.9720
0.9560

0.9720
0.9945
0.9925
0.9964
0.9822
0.9772
0.9410
0.9746
0.9145
0.9270
0.9352
0.9954
0.9706
0.6565
0.9998
0.9657
0.9297
0.9145
0.9996
0.9775
0.9337
0.9458

MRU
0.9351
0.8083
0.9326
0.7488
0.7851
0.8794
0.9172
0.9403
0.9773
0.8734
0.9159
0.8610
0.9513
0.8869
0.5935
0.8651
0.9050
0.6926
0.6072
0.9154
0.9260
0.8726
0.8585
0.9518
0.8080
0.8257
0.8552

T a b le 4 .3 : T h e overall h it rates and first h it rates o f m ulti-colum n and M R U structures for L I d a ta
cache. T h e cache is 64 K B w ith block size o f 64B.

ranges from 5.1% to 67.3% (40.0% on average).

4.8.2

E nergy R ed u ction o f A M P Caches

Figure 4.11 compares the energy consumption of multicolumn cache, phased cache, and
the AMP cache. We have measured the energy consumed by four-way instruction, data,
and eight-way L2 caches. All the values are normalized to the energy consumed by the
multicolumn implementation. The results show th a t the relative energy consumption of
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program
164.gzip
175.vpr
176.gcc
181.m cf
186.crafty
197. parser
252.eon
253.perlbm k
254.gap
255. vortex
256.bzip2
300.tw olf
168.w upw ise
171.sw im
172.m grid
173.applu
177.m esa
178.galgel
179.art
183.equake
187.facerec
188.am m p
189.1ucas
191.fm a3d
200.sixtrack
301.apsi
A verage

overall
0.9831
0.9994
0.9981
0.7076
0.9956
0.9700
0.9941
0.9988
0.7590
0.9812
0.9806
0.9995
0.6617
0.6983
0.7686
0.6645
0.8909
0.9930
0.9998
0.7344
0.7460
0.7407
0.5550
0.9994
0.9982
0.8321
0.8711

four-way
m ul-col
0.9816
0.9994
0.9969
0.6879
0.9909
0.9569
0.9940
0.9941
0.7545
0.9572
0.9647
0.9995
0.6484
0.6808
0.6956
0.6574
0.8676
0.9916
0.9998
0.7348
0.7328
0.5977
0.4207
0.9994
0.9949
0.8292
0.8511
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M RU
0.9773
0.8233
0.8416
0.5329
0.9358
0.8405
0.9332
0.9628
0.7401
0.8869
0.8126
0.8252
0.5480
0.6802
0.6883
0.6484
0.8365
0.5660
0.5669
0.7340
0.7065
0.4367
0.2955
0.9994
0.7412
0.6986
0.7407

overall
0.9827
0.9994
0.9981
0.6926
0.9922
0.9702
0.9905
0.9977
0.7589
0.9729
0.9803
0.9995
0.6460
0.7048
0.7678
0.6644
0.8936
0.9939
0.9998
0.7343
0.7460
0.6188
0.6155
0.3659
0.9982
0.8310
0.8429

eight-w ay
m ul-col
0.9813
0.9994
0.9969
0.6720
0.9895
0.9561
0.9904
0.9977
0.7545
0.9448
0.9637
0.9995
0.6398
0.6878
0.6957
0.6567
0.8686
0.9919
0.9998
0.7342
0.7328
0.5444

MRU
0.9713
0.5972
0.7289
0.5068
0.7615
0.7516
0.9844
0.9126
0.7221
0.7706
0.6521
0.6364
0.5213
0.6862
0.6826
0.6463
0.7916
0.5491
0.4646
0.7237
0.6810

0.4810

0.3665
0.3557

0.3648
0.9952
0.8284
0.8256

0.3659
0.6656
0.5947
0.6573

sixteen-w ay
overall m ul-col
0.9825
0.9811
0.9994
0.9994
0.9969
0.9981
0.6653
0.6858
0.9903
0.9908
0.9701
0.9556
0.9879
0.9880
0.9959
0.9958
0.7590
0.7546
0.9669
0.9346
0.9623
0.9791
0.9995
0.9995
0.6382
0.6433
0.6878
0.7048
0.7663
0.6957
0.6644
0.6567
0.8683
0.8931
0.9939
0.9919
0.9998
0.9998
0.7342
0.7342
0.7464
0.7328
0.5972
0.5337
0.6118
0.5051
0.3574
0.3591
0.9982
0.9951
0.8309
0.8283
0.8406
0.8250

MRU
0.9374
0.4011
0.6378
0.4764
0.5612
0.6512
0.9874
0.8960
0.6896
0.6591
0.4663
0.4880
0.4990
0.6859
0.5229
0.6307
0.7132
0.4934
0.4273
0.7052
0.4594
0.2916
0.3855
0.3556
0.5141
0.5002
0.5783

T a b le 4 .4 : T h e overall h it rates and first h it rates o f m ulti-colum n and M R U structures for L2
cache. T h e cache is 4 M B w ith block size o f 128B.

the multicolumn and phased caches is application-dependent. Among all the twenty-six
programs, phased caches consume less energy than multicolumn caches for six programs.
Compared with multicolumn caches, phased caches may consume up to 37% more energy
or up to 40% less energy, depending on the program behavior. On average, phased caches
consume 16.7% more energy than multicolumn caches.
For all the programs, the AMP caches consume less energy th an multicolumn caches.
The energy reduction is 8.6% on average and up to 46.2%. This indicates th a t the AMP
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—*— 8-way
—*— 4-way
16-way average
8-way average
4-w ay average
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40%

30%

20%
10%

0%

F igu re 4.10: E nergy redu ction o f m ulticolum n caches com pared w ith M R U caches.

caches can effectively save energy on way-prediction misses and cache misses. Compared
w ith phased caches, the AMP caches consume less energy for all the programs but one (mcf).
This exception is due to the very high miss rates on d ata and L2 caches and the irregular
access patterns of the program. For mcf, the AMP caches consume 31.1% more energy than
phased caches. For other programs, the access mode prediction technique can reduce the
energy consumption of phased caches by 10.6% to 27.1%. For all the programs, the average
energy reduction of AMP caches is 20.0%, compared with phased caches. This indicates
th a t the location of many references can be correctly predicted by the way-prediction policy
and significant amount of energy can be saved.
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F ig u re 4.11: E nergy con su m p tion o f m ulticolum n cache, phased cache, and A M P cache.
system has four-w ay 64 K B in stru ction and d a ta caches and eight-w ay 4 M B L2 cache.

The

To show more details about energy reduction of caches with access mode predictions, we
use six programs as examples and show the decomposition of energy consumed by instruc
tion, data, and L2 caches in Figure 4.12. All of the values are normalized to the overall
energy consumption of multicolumn caches.

Looking into the decomposition of energy

consumed by instruction, data, and L2 caches, we find th a t phased instruction caches con
sistently consume more energy th an both multicolumn and AMP instruction caches. This is
due to the high first-hit rates of multicolumn and AMP instruction caches. Compared with
these two caches, the phased cache consumes more energy for first-hits. The relative energy
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177.mesa

F igu re 4.12: D ecom p osition o f energy con su m ed by in stru ction, data, and L2 caches.

consumptions on d ata and L2 caches are application dependent. For example, lucas has
high L2 cache miss rates. Since the phased cache has lower energy consumption for misses
than the multicolumn cache, the L2 phased cache consumes much less energy th an the L2
multicolumn cache. The cache with access mode predictions always intends to consume the
lowest possible energy for both hits and misses. For program lucas, its energy consumption
on instruction cache is comparable to th a t of multicolumn cache, and its energy consump
tion on L2 cache is comparable to th a t of phased cache. Our study show th a t the cache
with access mode predictions is the most energy-efficient one.
The percentage of energy consumed by instruction phased caches is application-
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B M u ltic o lu m n

■ Phased
□ Mode Prediction

F igu re 4 .1 3 : E nergy consum ed b y d a ta and L2 caches.

dependent. It ranges from 26.4% (for art) to 82.0% (for fmaSd). Since the phased in
struction cache always consumes more energy th an th e multicolumn and AMP instruction
caches, to make a more fair comparison, we assume the instruction caches always have the
same AMP structure.
Figure 4.13 compares the energy consumption per instruction by only d ata and L2 caches
for the three different cache implementations. For seventeen of the twenty-six programs,
the multicolumn d ata and L2 caches consume less energy than the phased d ata and L2
caches by up to 26.6%. For the other nine programs, the phased implementation consumes
less energy than the multicolumn implementation by up to 63.4%. On average, their energy
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consumption is comparable to each other. The phased implementation consumes 0.3% more
energy than the multicolumn implementation on average. The AMP d ata and L2 caches
consume less energy th an the multicolumn d ata and L2 caches for all the programs by up
to 60.2% and 14.4% on average. For twenty-two programs, the AMP caches consume less
energy than the phased im plem entation by 6.1% to 26.7%. For the other four programs,
the phased im plem entation consumes less energy than the AMP caches by 5.5% to 39.7%.
On average, the AMP d ata and L2 caches consume 10.7% less energy than the phased d ata
and L2 caches.
In summary, the multicolumn cache consumes less energy for applications with high
cache hit rates, while the phased cache consumes less energy for applications with low hit
rates. Since the hit rate is highly application-dependent especially at d ata cache and L2
cache, neither the multicolumn cache nor the phased cache works well for a wide range of
applications in term s of energy reduction. In contrast, the AMP cache always intends to
consume the lowest possible energy for both cache hits and misses. It consumes less energy
than both the multicolumn and the phased caches for a wide range of applications.

4.8.3

E nergy-efficiency o f A M P Caches

Regarding the access latency, a correctly predicted hit in the multicolumn cache or in the
AMP cache has shorter latency than an access in the phased cache. Table 4.5 presents the
access latency for a way-prediction hit, a way-prediction miss, and a phased access by using
the CACTI model. According to these obtained values, we set the cache access latency
by processor cycle in our experiments as follows. For instruction and d ata caches, a wayprediction hit takes one cycle, a way-prediction miss or a phased access takes two cycles.

R eproduced with perm ission of the copyright owner. Further reproduction prohibited without permission.

CHAPTER 4. AM P CACHE

Way-prediction Hit
Way-prediction Miss
Phased Access

60

iL l/d L l
0.90 ns 1 cycle
1.61 ns 2 cycles
1.88 ns 2 cycles

L2
5.85 ns
11.39 ns
10.77 ns

6 cycles
12 cycles
12 cycles

Table 4.5: A ccess laten cies for th e w ay-prediction h it/m is s and phased access on 64 K B 4-w ay LI
and 4 M B 8-w ay L2 caches.

For L2 cache, a way-prediction hit takes six cycles, a way-prediction miss or a phased access
takes twelve cycles.
There is a concern th a t the AMP cache may not efficiently handle access sequences
with varied latencies. However, for the way-prediction caches such as MRU cache, it is
also necessary to handle accesses with varied latencies. Thus, the AMP cache does not
introduce additional complexity to deal with different access latencies compared with the
way-prediction caches. For the same reason, the mixture of phased accesses with wayprediction hits does not introduce additional complexity in solving the conflicts on accessing
d ata array, compared with the m ixture of way-prediction misses with way-prediction hits.
Figure 4.14 and Figure 4.15 compare the performance and energy-delay product of the
AMP cache with those of the multicolumn cache and the phased cache, respectively.
Compared with the multicolumn cache, the AMP cache may mispredict the access modes
of some way-prediction hits and perform phased accesses. This only slightly increases the
average cache access latency and degrades the overall performance. Among the twenty-six
programs, the AMP cache gets the same CPI for seven programs compared with the multicolumn cache. The maximum C PI increase is 1%. The average CPI increase is only 0.1%.
This indicates th a t only a very small percentage of way-prediction hits are mispredicted as
phased accesses by the access mode predictor. The AMP cache obtains almost the same
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F ig u re 4 .1 4 : C PI and E -D product redu ction s o f th e A M P cache com pared w ith th e m ulticolum n
cache.

performance as the multicolumn cache.
Way-prediction hits have shorter latencies than those of phased accesses. Thus, the
average access latency in the AM P cache is shorter than th a t in the phased cache. Compared
with the phased cache, the CPI reduction of the AMP cache ranges from 0.4% to 14.9%,
and is 6.1% on average.
The AMP cache reduces the energy-delay product by 8.5% on average (up to 46.2%)
compared with the multicolumn cache, and by 24.8% on average (up to 35.3%) compared
with the phased cache.
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B CPI reduction B E D reduction

16.5%

F igu re 4.15: CPI and E-D product reductions of the AMP cache compared with the phased cache.

4 .9

Sum m ary

T he way-prediction cache and phased cache are two existing techniques in reducing the
power consumption of set-associative caches. However, neither minimizes energy consump
tion for both cache hits and misses. Their effectiveness in reducing energy consumption is
highly application-dependent. In order to further reduce the energy consumption of setassociative caches, we propose a cache structure w ith access mode predictions (AMP cache)
which combines the merits of way-prediction and phased accessing together. Our study
shows the following results:
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• W ith a simple access mode prediction based on cache hit/m iss prediction, the AMP
cache can effectively reduce the energy consumption for a wide range of applications
under systems with moderate to high associativity caches. For example, the AMP
cache reduces energy consumed by four-way LI and eight-way L2 caches by 9% and
20% on average (up to 46% and 27%) compared with the multicolumn and phased
implementations, respectively.
• The AMP cache is an energy-efficient design. It can reduce the energy-delay product
of a system w ith four-way LI and eight-way L2 caches by 9% and 25% on average
(up to 46% and 35%) compared with the multicolumn and phased implementations,
respectively.
• The multicolumn-based way-prediction technique is a nearly optimal scheme, which
can correctly predict the locations of 98% of cache hits on average. For four-way,
eight-way, and sixteen-way caches, multicolumn-based way-prediction can reduce the
energy consumption by 7%, 17%, and 40% on average, respectively, compared with
MRU-based way-prediction. In addition, the AM P cache can also utilize other wayprediction techniques.
• The AMP cache can exploit the same mechanism used in the way-prediction cache to
handle the varied latencies from different access modes and way-prediction hits and
misses.
• The additional overhead of access mode predictor and multicolumn-based wayprediction is negligible measured by cache area, access latency, and energy consump
tion.
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Chapter 5

Look-ahead A d aptation Techniques
to R educe P rocessor Power
C onsum ption

5.1

M o tiv a tio n

The pursuing of high performance on general purpose processors has been increasing the
speed as well as the complexity of processors. As a byproduct, the last decade has seen a
dram atic increase of processor power consumption [78]. To address this issue, researchers
have targeted reducing processor’s power dissipation with minimum performance impacts.
One effective approach at architectural level, called architecture adaption, is to adaptively
activate and deactivate hardware resources in accord with the dynamic changes of a running
program ’s execution behavior [17, 6, 29, 56, 61]. This is based on an observation th a t
the program execution behavior varies significantly among different programs and among
different execution phases of a single program [76].
There are two key factors in architecture adaptation [61]: (1) when to trigger the adap64
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tation, i.e., under w hat conditions to activate/deactivate resources; and (2) what adaptation
techniques to apply. Our work focuses on the first issue.
In order to reduce processor power consumption while retaining performance, most
existing solutions try to meet the current program requirement with a minimum number of
active resources. However, this type of approaches shares a common limitation: the adaption
is triggered after the change of demand has been detected. W ithout the foreknowledge of
future demand variants, resources are kept active when the current demand is high, even if
the demand is going to drop. Figure 5.1-(a) shows an example of power-saving optimization
based on a current system status. The monitored value is compared with a threshold at
the end of each sampling window (the dots). At tim e A, the scheme will put the processor
into a normal execution mode based on the current knowledge th a t the measured value is
higher than the threshold. However, it does not foresee th a t a slack exists between tim e B
and D, where the processor is almost idle.
Ideally, the deactivation of hardware resources should start earlier than the drop point
to maximize the power saving, subject to maintaining the same performance. As illustrated
in Figure 5.1-(b), p art of the work is delayed to tim e C. However, since the same amount
of work is finished before tim e D, the overall performance remains the same although the
processor stays at the low power mode for a longer time. Thus, the optimization based on
current system status loses some power-saving opportunities compared with the look-ahead
optimization.
In this study, we show th a t some hardware events can accurately predict future dem and
degradation thus hardware resources can be deactivated confidently in advance even if the
current demand is high. Specifically, this study utilizes the events of main memory accesses
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F igure 5.1: Comparisons of the optimization based on current system status and the look-ahead
optimization.

to trigger architecture adaptation.
As the speed gap between processors and memory continues to widen, the memory access
latency consistently increases compared with processor cycle time. Once an L2 cache load
miss to main memory happens, it is almost certain th a t the processor will stall for this cache
miss (although the processor may perform some useful work for subsequent instructions
before stalling). For example, considering a moderate system configuration, a 4-way issue
processor with a 128-entry instruction window runs at 2 GHz clock rate, and the memory
access latency is 100 ns. Once a load miss happens, the load cannot be resolved within 200
cycles, while the instruction window will become full in 32 cycles at the full issue rate and
this will force the processor to stall. Thus, when a load miss happens, maintaining the full
processor issue width is wasteful even if the current program demand is high. In addition,
this resource degradation period will enlarge as the speed gap between the processor and
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memory continues to widen.
We propose a new scheme, called load indicator, th a t triggers the processor issue rate
adaption w ith the existence of main memory accesses. In particular, th e scheme reduces the
issue w idth when a load miss occurs, and resumes the full issue rate when all outstanding
loads finish. Previous studies have shown th a t adjusting the processor issue rate is an
effective adaption technique for power-saving [6, 61]. W ith an accurate prediction on future
demand degradation, the load indicator scheme redistributes the CPU work over a relatively
long period of time to maximize the power saving while achieving th e same performance.
Our experiments show th a t, for memory-intensive applications, this scheme can save
more power with a performance loss comparable to th a t of the pipeline balancing tech
nique [6] which periodically adjusts the processor issue rate based on the average issued
IPC (instructions per cycle).

For seven memory-intensive applications from SPEC2000

benchm ark suites, our scheme can reduce the power consumption on the issue logic and
execution units by 24% and 11%, respectively. The to tal processor power consumption is
reduced by 5.4% on average with a performance loss of 0.5%, compared with a 4.2% average
power saving with a performance loss of 0.7% by the pipeline balancing technique.
The load indicator scheme foresees the degradation on resource demands caused by
memory accesses. Thus it only has effects on memory-intensive applications. We further
propose two variants of the scheme to cover a wider range of applications. The first variant,
called load-instruction indicator scheme, utilizes information of both load misses and the
IPC changes (in the absence of load misses) to adjust the processor issue rate. The second
variant, called load-register indicator scheme, reduces the processor issue rate when cache
load misses happen or the number of free registers drops below a threshold, and resumes
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the full issue rate when there are no outstanding load misses and the number of free regis
ters increases above another threshold. Both variants captures power saving opportunities
caused by program behavior changes and hardware constraints besides main memory ac
cesses. They effectively save energy for applications with a wide range of memory stall
portions.

5.2

L oad In d ica to r S ch em e

As indicated in [76], the execution behavior of programs varies significantly among different
programs and among different execution phases of the same program. Thus, architectural
adaptations based on program requirement variants are effective on reducing processor
power consumption with a negligible performance loss [17, 6, 29, 56, 61].

5.2.1

Pow er Saving O pportunity

The prim ary target of modern general purpose processors is high performance. Modern
processors can execute multiple instructions in each cycle to boost performance. Out-oforder execution is supported by most state-of-art general purpose processors to improve
performance. These techniques improve processor performance significantly. As a simple
example, for a system with 16 KB instru ctio n /d ata caches (1 cycle access time) and 256
KB L2 cache (6 cycle access time), as the processor issue width increases from four to eight,
the performance of SPEC2000 program 171.swim improves by 25%; on the other hand, if
the processor only supports in-order execution, the performance will degrade by 45%.
Although these techniques do improve the performance effectively, they also increase the
energy consumption significantly. In order to execute multiple instructions concurrently, the
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processor needs to consist multiple functional units. Compared with the single-issue pro
cessors, the duplicate of functional units also means multiplication on energy consumption
of datapath. In order to support out-of-order execution, the issue logic of processor is much
more complicated th an th a t only supports in-order execution. For an n-way issue in-order
execution processor, the issue logic only needs to check the dependency and d ata availabil
ity of the first n instructions in the instruction window. In comparison, for an n-way issue
out-of-order execution processor, the issue logic needs to check all the m instructions in
the instruction window and select n ready instructions whose data dependences are solved
and the corresponding functional units are available. In general, m

n, the issue logic

picks n ready instructions out of m entries. We can see th a t the issue logic of out-of-order
execution processor is much more complicate than th a t of in-order execution processor. The
increasing complexity of issue logic also corresponds to the increase on energy consumption.
As a consequence, the issue logic and execution units consume about 40% of the total
processor power consumption. Previous studies have shown th a t adjusting the processor
issue rate is an effective power-saving technique, which can effectively reduce the power
consumed by the issue logic and execution units [6, 61]. Authors in [6] propose a technique,
called pipeline balancing, th a t dynamically adjusts processor issue width for each sampling
window based on the average issued IPC measured in the previous window. For convenience
of discussions, we will call this technique as instruction indicator in following sections.
Authors in [61] propose a technique th a t uses the mean functional unit utilization and the
number of structural hazard over the last period to trigger the issue rate adaptation for the
next period.
Those techniques share a common limitation.

They capture the change of program
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behavior after the change has happened. More importantly, they cannot foresee the re
source requirement degradation. Thus, they only perform power optimization based on the
current knowledge of program behavior. As shown in Figure 5.1, this property loses some
opportunities in power saving.
If a scheme can accurately predict a future program dem and degradation, it is safe
to only satisfy a p art of th e currently demanded work. The main idea of our look-ahead
optimization is to redistribute work over a relatively long period of tim e in order to generate
more power saving opportunities while finishing the same amount of work over th a t period.
In principle, this is similar to many power-saving schemes for multimedia applications.
For multimedia applications, as long as the demanded work of a “frame” finishes within a
deadline, the performance is considered to be the same regardless the work real completion
time. Thus, redistributing the work within a frame using dynamic voltage scaling is effective
in saving power and retaining performance [38, 61].
However, general-purpose applications do not have such a concept of “frame” as mul
timedia applications do. Thus, the question here is how to find time periods within which
work can be redistributed to save energy while the same amount of work can be finished
within the periods.

5.2.2

Load Indicator

There are several possible solutions to identify the performance degradation in advance, such
as by providing hints from the application, compiler, or operation systems. For example,
authors in [73] propose to use a compiler-driven static IPC prediction at the loop-level to
guide the fetch throttling for energy saving. Our study explores a hardware-based indicator
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with a simple implementation, catching current technology trend.
As the speed gap between processors and memory continues to widen, the memory ac
cess latency increases consistently relative to the processor cycle time. Researchers have
proposed many techniques to reduce the average memory access latency, for example, de
ploying advanced DRAM technologies [25, 88], exploiting the DRAM row buffer local
ity [86, 28, 87], and reordering current memory accesses [59, 90]. However, even after
applying those latency-reduction techniques, for modern multi-issue, multi-GHz processors,
once a cache load miss to main memory happens, it is almost certain th a t the processor
will stall due to the long main memory access time. Thus, maintaining a partial processor
issue w idth is enough to retain the performance from the time when the load miss happens
to the time when the missing d ata are returned. The existence of load misses sends a signal
of future reduction of program requirements on com putation resources.
Figure 5.2 shows the sampled IPC values of program swim and the number of outstand
ing cache load misses in a representative 1024-cycle interval during the program ’s execution.
For clarity, we only present the floating point IPC values in the figure. The integer IPC
values have a similar pattern. The system configuration will be presented in details in
Section 5.4. From the figure, we can see th a t normally multiple cache load misses happen
together. From the starting time when the first cache load miss occurs to the ending time
when all the load misses return, the program execution behavior forms a “frame” : an active
period followed by an idle period. This result shows th a t the information of load misses can
be used to accurately predict the future performance degradation.
This figure also presents the measured IPC values under different sampling window
widths.

Larger window size smooths out spurs and avoids thrashing between different
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1024-cycle interval for program swim. “W 6 4 ” and “W 32” correspond to th e sam ple w indow sizes of
64 cycles and 32 cycles, respectively.

power modes (e.g. from cycle 192 to cycle 256). However, larger window size may also fail
to capture the change of program behavior (e.g. from cycle 480 to cycle 544). Thus, the
sampling window size must be tuned carefully.
We propose a scheme, called load indicator, th a t saves power by reducing the issue width
when one or more load misses occur, and retains performance by resuming the full issue
rate when there are no outstanding load misses1. In the implementation, a register is used
to record the number of outstanding L2 cache load misses. W hen a load miss happens, if
the processor is in the normal execution mode (i.e., with the full issue rate), the processor
will transit to the low power mode. In the low power mode, the processor issue rate and the
1We only consider cache load misses since normally write misses can be well handled by write buffers and
will not directly cause the processor stall.
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number of active functional units are reduced by half. W hen a load miss is returned or a
speculated load miss is squashed2, the register value is decreased by one. W hen the register
value drops to zero, the processor will return to the normal execution mode immediately.

if (a cache load miss happens)
miss register value + 1;
if (processor is in normal mode)
processor transfers to the low power mode;

if (a cache load miss resolves)
miss register value - 1;
if (miss register value = 0 AND processor is in low power mode)
processor returns to the normal mode;

The load indicator can identify the execution periods when a program does not require
the full processing power. Several techniques can be applied during those periods to reduce
the processor power consumption. For instance, if the processor has a dual speed pipeline
structure [57, 62], instructions can be issued to the slow pipeline when cache load misses
happen. In this study, we apply the technique of reducing the processor issue rate because
this is a very effective technique and can be applied to most architectures.
The complexity of the load indicator scheme is low, and the overhead is trivial. Only
one register is added to record the number of outstanding loads.The

control logic is also

very simple because it only checks the register value then makes the adaptation. There
2The scheme does not distinguish between true and speculative load misses for simplicity. Our experi
ments show that this only has small impact on power consumption and performance.
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Schem e
N orm al execu tion
Load indicator

H igh dem anding w indow
Percent
/P C /
IP C F
60.4%
55.9%

0.9852
0.9741

0.7620
0.7644
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Low dem anding w indow
Percent
IP C /
IP C F
17.7%
23.8%

0.2980
0.4070

0.1945
0.2660

Idle w indow
Percent
21.9%
20.3%

Table 5.1: T h e d istrib ution o f high dem anding, low dem anding, and idle w indow s for program
swim.

is some additional logic to adjust the processor issue rate. However, compared with clock
gating at each component on a cycle-by-cycle basis, the adjustm ent of issue rate is at a
coarser level. The additional power consumed by the scheme is negligible.
Table 5.1 presents the redistribution of work after applying the load indicator scheme
using program swim as the example. Under normal execution, at 60.4% of sampling win
dows, either the issued integer IPC value I P C i or the issued floating point IPC value I P C f
is higher than its corresponding threshold. On the other hand, the processor issues almost
no instructions at 21.9% of sampling windows. This indicates th a t a large space is left to
shift some of the work from the high demanding windows to the low demanding or idle
windows. After applying the load indicator scheme, the percentage of sampling windows
with high issued IPC values drops to 55.9%, while the percentage of sampling windows with
low IPC values increases to 23.8%, and the percentage of idle windows drops to 20.3%. The
average IPC values in low demanding windows also increase. This indicates th a t more work
is done in low IPC windows, and the processor gets more chances to run in the low power
mode.
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C o n sid e r a tio n s for L oad In d ic a to r S ch em e

A concern on th e load indicator scheme is th a t reducing the processor issue rate when a
main memory access happens will slow down finding the next main memory access and
might degrade the performance. Another concern is th a t the existence of main memory
accesses might make the processor issue rate switching too frequently. However, these two
concerns do not affect the effectiveness of the load indicator scheme, because normally main
memory accesses are clustered together.
In [90], we study the burstiness of main memory accesses. The system configuration is
as follows. The processor is 4-way issue running at 2 GHz speed. The instruction and data
caches are 4-way 64 KB with 2-cycle access latency, and the L2 cache is 4-way 1 MB with
8-cycle access latency. The memory system is a 2-channel Direct Rambus DRAM system
with 60 ns access latency.
We first measure the arrival intervals of cache misses so as to gauge the burstiness in
the miss stream . If a large fraction of accesses arrive in short intervals, th a t indicates
the miss stream is highly bursty.

Because the DRAM access delay will slowdown the

instruction execution and the speed of the processor generating cache misses, we configure
a perfect DRAM system th a t has the latency of L2 cache hit and an infinite bandwidth.
Figure 5.3 shows the CDF (Cumulative D istribution Function) of the arrival interval of
memory accesses of fifteen selected SPEC2000 programs. The top and the bottom figures
contain the floating point and integer programs, respectively.
All of th e applications have a dense distribution on short intervals. For example, m cf
has 22% distribution at the zero cycle interval, which means th a t 22% of misses follow some
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other misses at the same cycle. For swim, 10% of misses follow some other misses at the
same cycle. For m cf and swim, the average arrival intervals are nine cycles and 25 cycles,
respectively. Among the fifteen selected programs, eight of them have more than 25% of L2
misses clustered within seven cycle intervals, and four of them have more than 40% of L2
misses clustered within seven cycle intervals.
Figure 5.4 further presents the distribution of the number of concurrent accesses in the

R eproduced with perm ission of the copyright owner. Further reproduction prohibited without permission.

77

CHAPTER 5. LOOK-AHEAD ADAPTATION

0.8

0.6

0 .4
/

1 7 9 .art
181 .mcf
1 7 1 .sw im
1 8 9 ,tu c a s
1 7 3 .applu
3 0 1 .a p si
1 8 7 .fa c e re c
178 .g alg e l

0.2

—

......
— •
......

N u m b er of C o n cu rren t A c c e s s e s
1.2

t'n 08
nj

XI

g
©

>

0.6

3

E

o3

0.4
172.m grid
1 8 8 .am m p
1 6 8 ,w u p w ise
1 7 6 .g c c
300.tw olf
2 5 6 .b zip 2
1 7 5 .v p r

0.2

2

4

8

16

—
—
.......
......
—
- .......

32

N um ber of C o n cu rren t A c c e s s e s

F igure 5.4: Distribution of the number of concurrent accesses.
bursty phase, when two or more outstanding memory references happen together. The
top figure contains programs with the fraction of bursty phase higher than 40%; and the
bottom one contains programs with the lower bursty phase fraction. Most programs have
high burstiness in the bursty phase. In general, programs with a higher fraction of bursty
phase tend to have higher probability on large number of concurrent accesses. For all the
programs presented in the top figure, more than 40% of bursty references are grouped with
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at least three other references. Even for some programs with a small bursty phase fraction,
the burstiness inside the bursty phase is still high. For example, program bzip2 only spends
6% of its execution time in the bursty phase, however, more th an 60% of concurrent accesses
are clustered as groups with at least eight references.
These indicate th a t normally multiple memory accesses happen in very short intervals.
There are two reasons for high burstiness. First, when a miss happens, it is highly possible
th a t the current working set does not reside in the cache, thus more misses are expected to
happen in the near future. Second, wide-issue processors execute multiple instructions per
cycle, thus make cache misses be clustered.
The clustering of memory accesses makes the load indicator scheme effective in capturing
power saving opportunities while still maintaining the performance. Even when the proces
sor issue rate reduces, the next memory access can still be found before previous memory
accesses finish. In addition, the clustering of memory accesses also makes the processor
issue rate switch not too frequently. We will discuss the power mode switch frequency in
more details in Section 5.7.5.

5 .4

E x p e r im e n ta l E n v ir o n m en t

We use sim-alpha as the simulator, which has been validated against a 466 MHz Alpha
21264 processor [26]. The Alpha 21264 processor is a supercalar processor th a t can issue
up to four integer instructions and two floating-point instructions every cycle. Its pipeline
contains seven basic stages. The on-chip instruction cache is 64 KB, 2-way set-associative
w ith block size of 64 bytes, and contains a line predictor and a way predictor. The on-chip
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Processor speed
Processor issue rate
Functional units
Integer queue
Floating-point queue
Reorder buffer
Load queue size
Store queue size
Register file
Instruction cache
D ata cache
L2 cache
DRAM latency
Bus bandwidth
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466 MHz/1 GHz/2 GHz
6-way
4 int ALU, 4 int Mult
1 fp ALU, 1 fp Mult
20 entries
15 entries
80 entries
32
32
80-entry integer
72-entry floating point
2-way 64 KB, 64 B block
1 /1 /2 cycle hit latency
2-way 64 KB, 64 B block
3 /3 /4 cycle hit latency
1-way 2 MB, 64 B block
7/12/14 cycle hit latency
2(RAS), 4(CAS), 2(precharge)
2 (controller) bus cycles
1.2/1.6/2.1 G B /s

Table 5.2: Experimental parameters.

d ata cache is 64 KB, 2-way set-associative with 64-byte blocks, and is backed up with an
8-entry victim buffer [45, 24], The off-chip L2 cache is 2 MB direct-m apped with 64-byte
blocks. The memory bus is 128-bit wide and operates at 75 MHz speed [26]. Considering
the current processor speed, we also scale the processor speed to 1 GHz and 2 GHz in our
experiments. The cache access latency, DRAM access latency, and bus bandw idth are scaled
accordingly. The scaled cache access latency is estim ated by the CACTI 3.0 model [63].
We assume th a t the process technique for caches is also scaled down as the processor speed
increases. We also assume th a t the DRAM access latency and bus bandw idth improve by
30% when the processor speed increases from 466 MHz to 1GHz, and from 1 GHz to 2 GHz.
Table 5.2 presents the key param eters in the experiment.
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We modify the simulator to model our schemes and the pipeline balancing technique.
The processor issue rate is dynamically adjusted when the conditions defined by the schemes
are satisfied. The modified version also collects the statistics of program ’s execution behav
ior under each power-aware design for calculating the power consumption.
SPEC CPU2000 benchmark programs are used as the workloads [66]. We use the pre
compiled Alpha version of SPEC2000 binaries [77]. The reference input d ata files are used
in the experiments. The first four billion instructions are fast-forwarded. Then, the detailed
statistics are collected on the next one billion instructions.

5.4.1

Pow er Savings

Reducing the processor issue rate can reduce the power consumed by the issue logic and
execution units [6]. These are two m ajor power consumers in the processor. Among the 72W att power consumed on average by the 600 MHz Alpha 21264 processor, 18% is consumed
by the instruction issue units, 10% is consumed by the integer execution units, and another
10% is consumed by the floating-point execution units [32], We use these d ata in calculating
power savings.
We assume th a t as the processor speed increases, the percentage of power consumed by
the issue logic and the execution units does not change. This assumption is conservative
and does not favor our schemes. As the processor speed increases, the percentage of power
consumed by the issue logic and execution units tends to increase. For example, the issue
units and execution units including the driving clocks consume 46% and 22% of to tal pro
cessor power for the projected Alpha 21464 processor [78]. As estim ated in [6], the 46%
of power consumption includes the power consumed by register files and register mapping,
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thus the issue logic consumes about 23% of to tal power.
The Alpha 21264’s pipeline has a cluster structure. The integer registers and functional
units are organized as two clusters. The floating-point registers and functional units form
another cluster [45, 24]. We assume th a t reducing the processor issue rate only reduces
the power consumed by the issue logic and the integer functional units. This is also a
conservative assumption.

W hen the issue w idth is reduced by half, one of the integer

cluster is gated.
There is an argument th a t reducing processor issue rate cannot bring much energy saving
when aggressive clock gating techniques are applied to each component on a cycle-by-cycle
basis. However, the increased design and verification complexity, clock skew, and inductive
noise make implementing such aggressive clock gating challenging [69, 13]. Thus, the best
granularity a t which clock gating is applied is a trade-off between power saving and design
complexity [69]. In addition, gating at a coarser grain may save more power since an entire
resource or block can be powered off [13, 6]. Even if aggressive clock gating is applied,
deactivating resources by architecture adaptation may save the remaining power after clock
gating [61].
As discussed in [6], since reducing the issue rate does not change the number of instruc
tions executed by the execution units, it can only reduce the power consumed by the clocks
driving execution units. The clock network consumes 32% of processor power. Assuming
the percentage of power consumed by clocks is a constant for each component, reducing
the issue rate by half can reduce the power consumed by the clocks driving the integer
execution units by half. It equals the saving on total processor power consumption by
10% x 32% x 1/2 = 1.6%.

R eproduced with perm ission of the copyright owner. Further reproduction prohibited without permission.

CHAPTER 5. LOOK-AHEAD ADAPTATION

T im e in low power m ode (%)
Power reduction on issue logic (%)
Power reduction on execu tion unit (%)

Table 5.3:

m cf
91.9
32.2
14.7

art
73.8
25.8
11.8
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sw im
88.1
30.8
14.1

lucas
79.9
28.0
12.8

applu
70.2
24.6
11.2

amm p
47.8
16.7
7.6

facerec
30.8
10.8
4.9

P e r c e n ta g e o f e x e c u tio n tim e in lo w p ow er m o d e , an d p e r ce n ta g e o f p ow er r e d u c tio n

o n th e issu e lo g ic a n d e x e c u tio n u n its b y th e lo a d in d ic a to r sc h e m e u n d er th e s y s te m w ith 1 G H z
p rocessor.

It is normally unknown how many instructions can be issued in a given cycle until all
the choices are exhausted. Thus, reducing the issue rate will reduce the amount of issue
attem pts if the program execution tim e is not extended. Therefore, reducing the issue
rate can save power on both issue arbiters and clocks for the issue logic. For the issue
logic, the arbiters including the driving clocks consume 70% of the issue queue power.
Thus, reducing the issue rate by half can reduce th e to tal processor power consumption by
18% x 70% x 1/2 = 6.3%. The total processor power reduction by halving the issue rate is
6.3% + 1.6% = 7.9%. This estimation m ethod is th e same as th a t used in [6].

5.5

E ffe c tiv e n e ss o f L oad In d ic a to r S ch em e

In this section, we will discuss the effectiveness of the load indicator scheme on reducing
processor power consumption for memory-intensive applications. The results on a wider
range of applications will be presented in Section 5.7. All results are for the system w ith 1
GHz processor unless mentioned specifically.
From the SPEC2000 benchmark suite, we select seven memory-intensive applications,
whose memory stall portions are higher than 20% under our experimental setup3. Table 5.3
3 T he m em ory sta ll portion o f a program is defined as the percentage o f tim e difference betw een running
th e program under a real sy stem and under a system w ith an infinitely large L2 cache.
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B Normal
B Always-halving
□ Load indicator

swim

ammp

F igure 5.5: IPC values under the system with 1 GHz processors.

shows the percentage of power reduction on the issue logic and execution units for these
seven applications by the load indicator scheme. The load indicator scheme puts the proces
sor in the low power execution mode at 30.8% (for program facerec) to 91.9% (for program
mcf) of the to tal execution time. On average, the processor spends 68.9% of time in the low
power mode. This translates to 24.1% (35% x 68.9%) and 11.0% (16% x 68.9%) average
reduction on the power consumed by the issue logic and execution units compared with the
normal execution scheme, respectively. Thus, the load indicator scheme is very effective in
capturing power saving opportunities for memory-intensive applications.
For general-purpose computer systems, the reduction of processor power consumption
must not cause severe performance loss. Figure 5.5 shows the IPC values of the seven
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memory-intensive applications under different schemes. Compared with the scheme th a t
the processor always executes under the normal mode [normal), the scheme th a t always
reduces the processor issue rate by half (always-halving) decreases IPC values by up to
13.9% (for program facerec). For program facerec, the always-halving issue rate scheme
can save power by 7.9% but at the price of 13.9% performance loss. This results in a 7.0%
increase on the total energy consumption. Thus, simply reducing the processor issue rate
is not a solution to save power and energy. The processor issue rate must be reduced at a
right tim e in order to retain performance and save energy.
The average performance loss by the load indicator scheme on th e seven programs is
only 0.5%. The maximum IPC decrease is only 1.7% (on program lucas). Actually, the
performance of program applu is improved slightly because fewer mis-speculative instruc
tions are issued and executed. As an example, program facerec is executed under the low
power mode by 30.8% of its to tal execution time. If the performance loss of 13.9% by the
alway-halving scheme were evenly distributed over the whole execution period, the perfor
mance loss by reducing the issue rate at 30.8% of tim e would be 4.3%. However, the load
indicator scheme only decreases performance by 0.9% for the program. This indicates th a t
the load indicator can reduce the processor issue rate at the right time, and can save power
consumption and retain performance simultaneously.
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Param eters

Values

Sample w idth
EC
DC

64 cycles
( I i p c < 1-1) & (F P i p c < 0.4)
( I i p c > 1 -2 ) | ( F P i p c > 0.5)

85

Table 5.4: Parameters for instruction indicator. EC and DC are the conditions for enabling and
disabling the low power mode. Ijp c and F P jpc are the number of integer instructions issued per
cycle and the number of floating point instructions issued per cycle, respectively.

5.6

C o m b in in g L o ca l a n d L o o k -a h ea d O p tim iz a tio n s

5.6.1

M otivation

In previous sections, we have already shown th a t the existence of outstanding cache load
misses is a strong indicator reflecting future variants of program requirements on processor
resources. Based on this information, the load indicator scheme dynamically adjusts the
processor issue rate to save power consumption without degrading performance. However,
this technique only has significant im pacts on memory-intensive applications. The programs
with negligible memory stall times seldom have chances to go to the low power mode. Thus,
their power consumption and performance will not be affected.
Figure 5.6 shows the percentage of program execution tim e in low power mode under
our scheme and the instruction indicator for fifteen SPEC2000 applications with a wide
range of com putation and memory demands. The programs are sorted by their memory
stall portions, which range from 71% for m cf to 3% for twolf. The param eters used in the
instruction indicator scheme are summarized in Table 5.4. The param eters have already
been tuned for these applications under the system configuration.
For ten of the fifteen programs, the load indicator puts the processor in the low power
mode more or at least comparably frequently, compared with the instruction indicator. For
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BLoad
■ Instruction

F igure 5.6: Percentage of total execution time in low power mode under our scheme (load) and
instruction indicator (instruction).

programs losing more than half of their to tal execution time to memory stall (m cf and art),
our scheme and the instruction indicator put the processor into the low power mode by
almost the same amount of time. Because main memory accesses are so frequent for these
two applications (more than five accesses per 100 instructions), the low IPC values are
mainly caused by the frequent memory stall. Thus, the load indicator and the instruction
indicator schemes capture the same effect from different perspectives.

The look-ahead

ability of our scheme does not gain much because the execution demanding is already low
enough during most of the execution time. For programs with memory stall portions ranging
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from 35% to 40% ( applu to swim), our scheme captures much more opportunities to put the
processor to th e low power mode than the instruction indicator. As discussed in Section 5.2,
this mainly comes from the prediction of future variants and the redistribution of current
work. For programs with modest memory stall portion (8% for mgrid to 29% for ammp),
the load indicator scheme captures more power-saving opportunities on four applications
and less opportunities on three applications. For applications with low memory stall portion
(about 3% for vpr to twolf), our scheme captures less opportunities to put processor to the
low power mode since only a small percentage of tim e has outstanding load misses.
Although using memory access information to guide the processor issue rate adjust
ment is simple and timely, it fails to capture another im portant factor th a t also causes the
variants of program resource requirements — th e change of program ’s inherent instructionlevel parallelism (ILP). In contrast, the metric of instructions per cycle (IPC) reflects the
overall effects of the change of ILP and th e change of program behavior due to limited
hardware resources [6]. However, in order to sm ooth out the spurs of IPC variants caused
by tem porary factors, the IPC values used to trigger processor issue rate switching must
be monitored and averaged during a large enough time window. Thus, simply using IPC
variants as the indicator may also lose opportunities to save power or retain performance
due to the delayed captures and triggers.
In comparisons, th e load indicator scheme is application- and system-independent; while
the instruction indicator scheme needs system- and application-dependent param eters. The
load indicator scheme captures the future program variants caused by memory accesses;
while the instruction indicator scheme captures the current program variants caused by
program ’s inherent ILP changes and hardware constraints.
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L oad-instruction Indicator

W ith the knowledge of future variants, it is possible to redistribute processor work in order
to generate more power saving opportunities.

W ith the knowledge of current variants,

it is possible to capture current power saving opportunities. Combining these two kinds
of optimizations together, we propose another technique, called load-instruction indicator,
th a t utilizes both the memory access information and the IPC values to guide the processor
issue rate switches.
The scheme works as follows. W hen there are no outstanding load misses, the hardware
monitors the issued IPC and adjusts the processor issue rate, as in the instruction indicator
technique. W hen a cache load miss happens and the processor is in the normal execution
mode, the processor will switch to the low power mode. During the service of cache load
misses, the monitoring of issued IPC is suspended. It will be resumed when all the out
standing load misses finish. By combining local and look-ahead optimizations, the switching
of processor issue rate can be done more effectively and more timely. The overhead of the
scheme is negligible, since both the load indicator and th e instruction indicator have trivial
overhead.
There are several choices in suspending and resuming the IPC monitoring. One choice
is to clear all counters when a cache load miss is detected. Another choice is to ju st freeze
the values in the counters when cache load misses are served. We test both choices and find
th a t they almost perform the same. In our experiments, all the counters are cleared when
a load miss is detected.

if (a load miss happens) {
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if (counter for load misses = 0)
record current power mode as previous mode
counter for load misses + 1
if (in normal mode)
transfer to low power mode
reset or stop counters for sampling cycle and issued instructions
>

if (a load miss is resolved) {
counter for load misses - 1
if (no outstanding load misses) {
return to normal mode (OR previous mode)
restart counters for sampling cycle and issued instructions

}
>
if (no outstanding load misses) {
if (reach sampling window boundary) {
if (in normal mode AND issued instructions below deactivating thresholds)
transfer to low power mode
if (in low power mode AND issued instructions above activating thresholds)
return to normal mode
reset counters for sampling cycle and issued instructions
>

else {
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sam pling cy c le + 1
is s u e d i n s t r u c t i o n s + number of in s t r u c t i o n s is s u e d in t h i s cy cle
>
>

5 .7

C o m p a riso n s b e tw e e n D ifferen t S ch em es

In this section, we compare the three schemes we have discussed so far: the load indicator,
instruction indicator, and load-instruction indicator.

5.7.1

Pow er Savings

Figure 5.7 shows the processor power reductions under three different schemes for the fifteen
programs. We can see th a t for the seven memory intensive applications, the load indicator
reduces the processor power consumption by 5.4%, compared with a 4.2% power saving by
the instruction indicator scheme. In some cases, the power reduction difference is large.
For example, the load indicator saves 7.0% of total power for program swim, while the
instruction indicator only saves 2.1% of to tal power. As we have discussed in Section 5.2,
for this program, 60.4% of sampling windows have IPC values higher than the thresholds
under the normal execution, although almost no instructions are issued in 21.9% of sampling
windows. Thus, under the instruction indicator scheme, less than 40% of time windows can
be executed in the low power mode. In contrast, the load indicator scheme foresees the low
demanding and idle periods and delays current work. Thus, the processor can stay at the
low power mode much longer without causing severe performance loss. For three programs
whose memory stall portions are only about 3% (vpr to twolf), the load indicator saves less
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□ I ,o ail

■ Instruction
□ Load-instruction

F igure 5.7: Percentage of power reduction.

power than the instruction indicator. For all the fifteen applications, the power reduction
by the load indicator ranges from 0.5% (twolf) to 7.3% (m cf). The instruction indicator
saves power by 0.6% (mgrict) to 7.4% (mcf). The average power reductions by the load
indicator and the instruction indicator are 3.3% and 3.1%, respectively.
The load indicator performs better for memory-intensive applications, while the instruc
tion indicator performs b etter for programs with small memory stall portions. The loadinstruction technique combines the merits of both techniques and achieves higher power
saving th an either technique. The power reduction by the load-instruction technique ranges
from 1.5% (wupwise) to 7.3% (mcf). The average power saving is 4.4%.
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Figure 5.8: Normalized IPC values.

5.7.2

Perform ance Im pact

Figure 5.8 presents the IPC values under the three schemes for the fifteen programs. The
results under the always-halving scheme are also presented as a reference. All the values are
normalized to the IPC results under the processor th a t is always in the normal execution
mode.
The load indicator causes the performance loss by up to 1.7% ( lucas). The average
performance loss is 0.5%. The instruction indicator degrades performance by up to 3.7%
(facerec). The average performance loss is 0.9%. The load-instruction technique causes a
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□ Load
■ Instruction
□ Load-instruction

F igure 5.9: Percentage of energy reduction.

performance loss by up to 4.1% (vpr). The average performance loss is 1.1%. Among the
fifteen applications, the load indicator scheme gains higher IPC values than the instruction
indicator scheme on six programs. The load-instruction indicator scheme gains the lowest
performance on only six programs although it puts the processor into the low power mode
the most frequently.

5.7.3

E nergy R ed u ction

The energy reduction is shown in Figure 5.9. The load indicator reduces the processor energy
consumption by 0.1% (wupwise) to 7.1% ( applu). The maximum energy reduction by the
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instruction indicator is 6.3% (mcf). The load-instruction technique reduces the processor
energy consumption by up to 7.2% (applu). The load indicator and the load-instruction
indicator do not increase energy consumption for any program. However, the instruction
indicator increases the energy consumption for program facerec slightly (0.5%). This is
because the energy saved by the scheme cannot pay off the increase due to performance
loss. Among the fifteen programs, the load-instruction technique achieves the lowest energy
consumption for eleven programs. The average energy reduction by the load-instruction
technique is 3.2%, compared with 2.9% by the load indicator and 2.2% by the instruction
indicator.
For high performance systems, reducing power is mainly for tem perature control. Under
this aspect, the energy-delay product (E D P ) and E D 2P are two suitable metrics [13]. The
load indicator, instruction indicator, and load-instruction indicator can reduce the average
E D P by 2.4%, 1.3%, and 2.0%; and can reduce the average E D 2P by 1.9%, 0.3%, and
1.0%, respectively.

5.7.4

D ifferent C onfigurations

Next, we will compare the effectiveness of the load indicator, instruction indicator, and
load-instruction indicator under different system configurations. We only present the power
saving results here. Figure 5.10 shows the percentage of reduction on the whole processor
power consumption.

For clarity, we only present five representative applications in the

figure, which consist applications with high, moderate, and low memory access portions.
The average values are for all the fifteen applications. W hen the processor speed scales
from 466 MHz to 1 GHz and 2 GHz, the average power reduction by the load indicator
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swim

Average

F ig u re 5.10: Pow er redu ction under sy stem s w ith processor speed scaling from 466 M Hz to 1 GHz
and 2 GHz.

increases from 5.1% to 5.4% and 5.8%. As the speed gap between processor and memory
widens, the processor spends more time waiting for memory accesses to return. Thus, the
effectiveness of the load indicator in reducing power and energy consumption increases.
As the processor speed scales from 466 MHz to 1 GHz and 2 GHz, the average power
reduction by the instruction indicator increases from 2.9% to 3.1% and 5.8%; and the
average power reduction by the load-instruction indicator increases from 4.0% to 4.4% and
6.6%. The load-instruction indicator always gains the largest power saving under different
system configurations.
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F ig u re 5.11: A verage intervals in th e low power m ode and th e norm al execu tion m ode under
different schem es.

5.7.5

A verage Intervals in Each Pow er M ode

Figure 5.11 compares the average intervals in the low power mode and the normal execution
mode under the three schemes. On average, the programs stay at the low power mode for
236 cycles before returning to the normal execution mode under the load indicator scheme.
The average interval in the normal execution mode is 631 cycles. Under the instruction
indicator scheme, the average intervals in the low power mode and the normal execution
mode are 859 cycles and 1101 cycles, respectively. The average low power interval of the
load-instruction scheme is 260 cycles, and the average normal execution interval is 196
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cycles.
In general, the load indicator scheme generates shorter intervals in each power mode than
the instruction indicator scheme. This indicates th a t the load indicator scheme are more
responsive th an the instruction indicator scheme. On the other hand, the load indicator
scheme causes the programs with low memory stall portions to stay at the normal execution
mode longer than the instruction indicator scheme.

This is because the load indicator

cannot capture the changes of program behavior due to the program ILP variants. For
most programs, the load-instruction indicator scheme causes the most frequent power mode
switching. It can capture the variants of program behavior more timely than the other two
schemes, and can cover both compute- and memory- intensive applications.

5 .8

L o a d -reg iste r In d ic a to r S ch em e

In previous sections, we have already shown th a t the load indicator scheme is an effective
look-ahead technique in capturing the power saving opportunities caused by main memory
accesses. The load indicator can be further combined with the instruction indicator to save
power for both compute- and memory-intensive applications. A different direction to extend
the load indicator in order to cover a wider range of applications is to combine it with other
early indicators th a t reflect the changes of program behavior. One of such indicators is the
usage of hardware resources.
Each on-the-fly instruction occupies some hardware resources, such as physical registers,
reorder buffer entries, and load/store queue entries. W hen there are only a small number of
free entries left in those hardware resources, it is very likely th a t the processor will stall in
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the near future. The cumulation of occupied entries may come from the lack of ILP among
the on-the-fly instructions or from the lack of other hardware resources.
For the system used in our study, we find th a t the number of free physical registers can
be used to identify the execution periods in which programs only require partial processor
issue width. We propose a scheme th a t uses both the register usage information and the
cache load miss information to trigger the issue rate switching. We call this scheme loadregister indicator. The scheme reduces the processor issue rate when the number of free
registers drops below a threshold or when there are outstanding load misses. The full issue
rate is resumed when the number of free registers increases above another threshold and
when there are no outstanding load misses. Considering th a t the shortage of functional
units may also cause instructions holding registers for a long time, the scheme checks the
availability of functional units when the number of free registers drops below the switching
threshold. If any instruction fails to get the required functional unit in the previous cycle,
the processor will stay at the normal execution mode.

if (a cache load miss happens)
miss register value + 1;
if (processor is in normal mode)
processor transfers to the low power mode;

if (number of free registers < threshold_low

AND no FU shortage)

if (processor is in normal mode)
processor transfers to the low power mode;
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Schem es

E nabling low power m ode

D isabling low power m ode

Load in dicator
Load-register indicator

LD > 0
{ L D > 0)

LD = 0
{ L D = 0) & {Ireg > T D i r )
& {Freg > T D f r )

I {Freg

I {Ireg

< TE ir)

< TEfR)

T able 5.5: T h e con d ition s for enabling and disabling th e low power m ode under different schem es. LD
is the number o f o u tstan d in g load m isses. Ireg and Freg are th e numbers o f free integer and floating-point
registers. T E x x and T D x x are thresholds for enabling and disabling the low power m ode, respectively.

if (a cache load miss resolves)
miss register value - 1;
if (miss register value = 0 AND number of free registers > threshold_high
AND processor is in low power mode)
processor returns to the normal mode;

In contrast to the load indicator scheme, which needs no system-dependent param eters,
the load-register scheme requires system-dependent threshold values to trigger the processor
issue rate switching. However, the load-register scheme has effects on a wider range of
programs, as shown later in the experimental results. The increase of hardware complexity
of the load-register scheme is also trivial. Only the counters for the free registers and the
comparators to the thresholds are needed.
The load-register scheme can capture the variants of program resource requirements
caused by both the changes of ILP and the limited hardware resources. In addition, it can
identify the program behavior changes more timely th an the instruction indicator because
the existence of cache load misses and the number of free registers can be monitored at finer
time granularity th an the IPC values.
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Table 5.5 summarizes the conditions for enabling and disabling the low power mode
under the load indicator and the load-register indicator schemes.

5 .9

E ffe c tiv e n e ss o f L o a d -reg ister S ch em e

In this section, we will show th a t, the combination of cache load misses and the number of
free physical registers can be used to identify power saving opportunities for both computeand memory- intensive applications.

5.9.1

Pow er Savings

Figure 5.12 compares the processor power reduction under the load-register scheme with
the load indicator and the load-instruction indicator schemes. For all the fifteen applica
tions, the load-register indicator scheme saves more power th an the load indicator scheme.
Compared with the load-instruction indicator scheme, the load-register indicator scheme
saves more or at least comparable power for thirteen programs. Only for two programs,
vpr and twolf, the load-register scheme saves less power th an the load-instruction indicator.
T he power reduction by the load-register scheme ranges from 2.4% (for gcc) to 7.8% (for
swim). The average power reduction is 5.5%, which is 69% of the maximum power saving
th a t can be achieved by halving the processor issue rate. In comparisons, the load indicator
scheme and the load-instruction indicator scheme only achieve 42% and 56% of the maxi
mum power saving, respectively. The power savings for ten programs by the load-register
indicator scheme is higher than 5%. In contrast, only five programs get power saving higher
than 5% under the load indicator scheme; and five programs have power saving higher than
5% under the load-instruction indicator scheme.
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■ Load
■ Load-instruction
□ Load-register

F ig u re 5.12: P ercentage o f power redu ction under th e load indicator, load -instru ction indicator,
and load-register indicator schem es on sy stem s w ith 1 GH z processors.

Figure 5.13 further shows the decomposition of program execution time in the low power
mode under the load-register indicator scheme for the fifteen SPEC2000 applications. The
load and register portions correspond to the low power execution periods triggered only by
the load indicator and the register indicator, respectively. The overlap portion corresponds
to those caused by both triggers. In general, the existence of cache load misses triggers more
transitions to the low power mode for applications with high memory stall portions, and
the shortage of free registers plays more im portant roles for applications with low memory
stall portions.
Table 5.6 summarizes the param eters used in the load-register scheme.
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□ Register
■ Overlap
■ Load

F ig u re 5.13: Percentage o f to ta l ex ecu tio n tim e in th e low power m od e under th e load-register
indicator schem e. T h e load and register p ortions correspond to th e low power execu tion periods
triggered o n ly b y th e load indicator and th e register indicator, respectively. T h e overlap portion
corresponds to th ose caused by b o th triggers.

5.9.2

E nergy Savings

The reduction of energy consumption is shown in Figure 5.14. The load-register technique
reduces the processor energy consumption by up to 8.8% ( applu). However, it increases the
energy consumption for programs wupwise and vortex by 3.0% and 0.2%, respectively. This
is because the energy saved by the scheme cannot pay off the increase due to performance
loss. The average energy reduction by the load-register technique is 3.0%, compared with
2.9% by the load indicator and 3.2% by the load-instruction indicator.
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Values

Enabling
Disabling

( L D > 0) | (Ireg < 8) | (Freg < 4)
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( L D - 0) & (Ireg > 12) k (Freg) > 8)

T able 5.6: T he conditions for enabling and disabling th e low power m ode by th e load-register indicator
schem e. L D is the num ber o f ou tstan d in g load m isses. Ireg and Freg are th e num bers o f free integer and
floating-point registers, respectively.

In comparison, both load-instruction indicator and load-register indicator can effectively
reduce power consumption for compute- and memory-intensive applications. Both need
system-related param eters to guide the issue rate adjustment. The load-register scheme can
make the adjustm ent at a finer grain than the load-instruction indicator. Our experimental
results indicate th a t further combining the load indicator, the instruction indicator, and
the register indicator can only bring diminishing power-saving return compared with either
load-instruction or load-register schemes.

5 .1 0

R e la te d W ork

Recently, there has been an increasing number of studies targeting reducing the power
consumption of general-purpose processors. Pipeline gating reduces the processor energy
consumption by preventing wrong-path instructions from entering the pipelines [51]. Au
thors in [29] propose power saving techniques to avoid unnecessary comparisons at the
wake-up logic. Dynamically adjusting the issue queue size, the reorder buffer size, and the
load/store queue size is an effective approach to reducing the power consumption of issue
logic [17, 29, 56].
A uthors in [30] propose a m ethod to reduce processor energy consumption by switch
ing the processor execution between out-of-order and in-order execution modes under the
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■ Load
■ L o a d -in stru c tio n

□ Load-register

F igu re 5.14: P ercentage o f energy redu ction under th e load indicator, load -instru ction indicator,
and load-register indicator schem es under sy stem s w ith 1 GH z processors.

guidance of an external performance indicator. The dual speed pipeline processor saves
power by executing non-critical instructions in slow components and retains performance
by executing critical instructions in fast components [57, 62], The Pentium 4 processor
explores the StopClock structure to reduce the power consumption, where the clock signal
to a bulk of processor logic is halted for a short time period [33]. The pipeline balancing
technique dynamically adjusts the processor issue rate for each sampling window based on
the monitored IPC [6]. A uthors in [8] propose to use the current rate of instructions pass
ing pipeline stages to th rottle the processor front-end for power saving. Authors in [38, 61]
target energy saving for multimedia applications by using dynamic voltage scaling and ar
chitectural adaptation at the granularity of a frame and a fixed period within th e frame.
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Buyuktosunoglu et. al. propose a combination of fetch gating and issue queue adaptation
to reduce the power consumed by the front-end instruction delivery path [16]. Huang et. al.
propose a positional adaptation technique th a t chooses configurations based on particular
code sections [35].
The effectiveness of load indicator scheme in reducing processor power consumption
depends on the memory system performance. Recently, researchers have proposed to utilize
the idle intervals to perform precom putation-based prefetching [4, 7, 23, 49, 91]. Those
are performance-oriented techniques, which perform a large number of speculative (maybe
duplicate or useless) operations, thus may not be efficient from an energy consumption
point of view.

Different from those performance-oriented techniques, our work targets

energy saving by utilizing the idle intervals.

5.11

Sum m ary

Adjusting the processor issue rate based on the resource requirement of programs can ef
fectively reduce the processor power consumption with a negligible performance loss. Our
study has shown th a t the existence of cache load misses is a strong indicator reflecting
the reduction on a near future resource requirement. For memory-intensive applications,
simply applying this indicator can capture most of the program behavior variants timely.
Compared with th e pipeline balancing technique using the instruction indicator, the load
indicator can save more power with comparable performance losses.
The load-instruction scheme adaptively utilizes both the load indicator and the instruc
tion indicator used in the pipeline balancing technique. Compared with the load indicator,
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this scheme can capture the current power saving opportunities caused by the program ILP
variants. Compared w ith th e pipeline balancing, it can identify future program variants
and redistribute current work. As shown by our experimental results, the load-instruction
scheme works well for bo th compute- and memory- intensive applications.
The number of free registers can also indicate the variants of program future resource
requirements timely. The load-register indicator utilizes the information of both cache load
misses and the register utilization, and is also effective for both compute- and memory
intensive applications.
The load indicator, th e load-instruction indicator, and the load-register indicator
schemes reduce the processor power consumed by the issue logic and execution units. They
can be applied together w ith other techniques th a t reduce power consumed by other com
ponents such on-chip caches to further reduce the total processor power consumption.
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Chapter 6

C onclusion and Future Work

6.1

C o n c lu sio n

W ith the dram atic improvements on fabrication techniques and architecture designs, com
puter system performance has been increasing exponentially for several decades. A negative
byproduct of this fast performance improvement, nevertheless, is the undesirable increase of
power consumption. High power consumption shortens battery lifetime of portable systems
and causes high cooling and package cost on performance-oriented systems. To countercheck
this trend, researchers have proposed a number of techniques at various design levels. As
a natural bridge between circuits and applications, architectural designs play an im portant
role in reducing system power consumption. They can effectively utilize low-power circuit
techniques by exploiting application characteristics.
A principle in low-power architecture designs is to avoid unnecessary operations when
ever possible. For general-purpose systems, the system designs are optimized to achieve the
best performance for a wide range of applications. Thus, it is common th a t a significant
amount of hardware resources are underutilized for a specific application or during a certain
execution period. However, those underutilized resources will consume the same amount
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of power if no power-aware designs are applied. In this dissertation, we have discussed two
memory-related low-power microarchitecture designs th a t reduce unnecessary accesses to
caches and processor pipelines.
Set-associative caches are widely used in modern computer systems because they can
reduce cache conflict misses and improve the memory system performance. However, the
conventional implementations of set-associative caches are not energy-efficient by their na
ture. Our first work proposes an access mode prediction cache structure to address this
issue. We find th a t the way-prediction technique only works well for applications with
good locality, while the phased technique only works well for application with poor local
ity. The cache energy consumption can be minimized when a cache hit is handled by the
way-prediction technique and a cache miss is handled by the phased technique. The AMP
cache dynamically applies these two techniques for the next cache reference based on the
cache hit/m iss prediction. We also optimize a way-prediction scheme, multicolumn-based
way-prediction, for energy reduction.

Our experimental results indicate th a t the AMP

cache with multicolumn way-prediction is a nearly optimal cache structure in term s of both
energy consumption and performance, compared with existing solutions.
Our second work focuses on reducing power consumption on the processor pipeline. Dy
namically adjusting the processor issue rate is an effective technique to reduce the power
consumed by the issue logic and execution units. We find th a t a simple scheme based on
the existence of main memory load accesses can predict the future degrade on com putation
demands and capture the power saving opportunities. Our study indicates th a t this load
indicator scheme can effectively reduce the power consumption for memory-intensive ap
plications with negligible performance impacts. The load indicator scheme can be further
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combined with other indicators to save power for both compute- and memory-intensive
applications. The load-instruction indicator scheme utilizes both the existence of mem
ory accesses and the number of instruction issued in each time window. The load-register
scheme uses the memory access information and the number of unoccupied registers to guide
the issue rate switching. Different from the load indicator scheme, th e later two schemes
need some system-dependent param eters to make the adaptation. However, they can cover
a wider range of applications.
The techniques we have proposed in this dissertation can be applied together with each
other or w ith power-saving techniques th a t target other components to further reduce the
power consumption of the whole system.

6 .2

F u tu re W ork

This dissertation has been focused on hardware approaches. Based on our experience on low
power designs, further significant improvements are likely to come from hardware/software
cooperations at different levels, which have been studied but mainly for performance ob
jectives.

At the system level, for example, operating systems may actively turn on/off

computing nodes, hard disks, or a portion of processors in multiprocessors, as long as fu
ture performance demand is predictable. At a lower level, profiling tools may analyze phases
of runtim e power demands for a particular application, and then the processor power can be
adjusted to the phases with appropriate hardware support. Currently, it is hard to predict
the performance loss of a program after applying the architecture adaptation. This fact is
undesirable especially for applications requiring guaranteed or predictable response time.

R eproduced with perm ission of the copyright owner. Further reproduction prohibited without permission.

CHAPTER 6. CONCLUSION AND FUTURE W O RK

110

we want to first study how to control the performance loss with software support. W ith the
flexibility and long-range visibility, software may help to address this issue by providing some
feedback information to the adaptation mechanism. We also want to study, when software
support is present, how to dynamically choose the best indicator or the best combination
of indicators, and how to reduce the complexity and overhead of the implementation.
SMT (simultaneous multithreading) [71], a recent advance in com puter architecture,
also provides new platforms for low power research. On SMT processors, multiple threads
share some common hardware resources such as instruction fetching units, physical regis
ters, instruction issue queue, scheduling logic, caches, and main memory units. How to
efficiently and effectively utilize those resources among multiple threads is an im portant
research topic.

Some hardware resources, particularly caches, may be either shared or

partitioned for the threads, each with tradeoffs on performance for different application
scenarios. If all or most threads are memory-intensive applications, cache conflict may be
a severe issue and thus partitioned cache is preferred to avoid significant performance de
grade. On the other hand, when the threads have unbalanced working set sizes, shared
caches are favored because the caches will be b etter utilized than partitioned caches. While
performance-oriented studies have been conducted, energy efficiency has received mush less
attentions. Prom an energy consumption point of view, building caches using small blocks
is much more energy-efficient, because a smaller fraction of chip area will be charged. Thus,
partitioning d ata caches, especially large L2 or even L3 caches, is favored by energy saving.
We are investigating approaches th a t partition the caches into a number of small blocks and
dynamically assign those blocks to threads according to their current d ata access patterns.
O ur future research attem pts to answer the following questions: (1) how to implement cache
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partitioning efficiently, w ithout the increase of cache access time; (2) how to dynamically
assign blocks to multiple threads to maximize performance; and (3) how to improve cache
energy efficiency by dynamically turning on/off cache blocks.
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